scale-lab / OpenPhySyn
EDA physical synthesis optimization kit
☆50Updated last year
Related projects ⓘ
Alternatives and complementary repositories for OpenPhySyn
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆36Updated 7 months ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- DATC RDF☆48Updated 4 years ago
- ☆50Updated 3 weeks ago
- ☆28Updated 2 years ago
- ☆29Updated 4 years ago
- IDEA project source files☆98Updated last week
- ☆39Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- ☆99Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆55Updated 5 months ago
- UCSD Detailed Router☆79Updated 3 years ago
- EDA wiki☆50Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆18Updated last year
- VLSI EDA Global Router☆68Updated 6 years ago
- Open Source Detailed Placement engine☆34Updated 4 years ago
- ☆19Updated 3 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago