EDA physical synthesis optimization kit
☆66Nov 13, 2023Updated 2 years ago
Alternatives and similar repositories for OpenPhySyn
Users that are interested in OpenPhySyn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Nov 18, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆44Jan 26, 2020Updated 6 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆11Feb 11, 2021Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆205Apr 5, 2024Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆332Jan 5, 2026Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,160Updated this week
- ☆33Jan 24, 2020Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- OpenSTA engine☆574Apr 23, 2026Updated last week
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- ☆56Apr 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆131Apr 23, 2023Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- EPFL logic synthesis benchmarks☆244Mar 3, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆93Aug 22, 2024Updated last year
- ☆20Oct 28, 2024Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,623Updated this week