scale-lab / OpenPhySynLinks
EDA physical synthesis optimization kit
☆62Updated last year
Alternatives and similar repositories for OpenPhySyn
Users that are interested in OpenPhySyn are comparing it to the libraries listed below
Sorting:
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- IDEA project source files☆108Updated last week
- UCSD Detailed Router☆91Updated 4 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆47Updated last year
- ☆106Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆77Updated 4 months ago
- ☆33Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆39Updated 2 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆35Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- ☆26Updated 4 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ☆91Updated 4 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆31Updated 3 years ago
- ☆88Updated 4 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago