EDA physical synthesis optimization kit
☆64Nov 13, 2023Updated 2 years ago
Alternatives and similar repositories for OpenPhySyn
Users that are interested in OpenPhySyn are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- ☆33Jan 24, 2020Updated 6 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- An open multiple patterning framework☆83May 17, 2024Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- ☆51Apr 8, 2024Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Updated this week
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆18Feb 25, 2025Updated last year
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆18Sep 10, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated last week
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- OpenSTA engine☆552Updated this week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago