scale-lab / OpenPhySyn
EDA physical synthesis optimization kit
☆53Updated last year
Alternatives and similar repositories for OpenPhySyn:
Users that are interested in OpenPhySyn are comparing it to the libraries listed below
- DATC Robust Design Flow.☆37Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- ☆43Updated last year
- IDEA project source files☆106Updated 5 months ago
- ☆105Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated this week
- ☆34Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆57Updated 11 months ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- ☆79Updated last month
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- ☆31Updated 3 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- ☆71Updated 4 months ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆38Updated 2 years ago
- ☆25Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆44Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago