EDA physical synthesis optimization kit
☆69Nov 13, 2023Updated 2 years ago
Alternatives and similar repositories for OpenPhySyn
Users that are interested in OpenPhySyn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆121May 18, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆44Jan 26, 2020Updated 6 years ago
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆27Feb 24, 2026Updated 5 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆343Jan 5, 2026Updated 7 months ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆710Dec 26, 2025Updated 7 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆153Feb 27, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Jul 22, 2026Updated 3 weeks ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆67Apr 4, 2022Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆33Jan 24, 2020Updated 6 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,210Updated this week
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Custom IC Creator Simulation tools☆27Aug 4, 2026Updated last week
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- OpenSTA engine☆601Jul 31, 2026Updated last week
- Cross EDA Abstraction and Automation☆42Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆149Mar 20, 2023Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,895Mar 25, 2026Updated 4 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,961Updated this week