ycunxi / FLowGen-CNNs-DAC18
☆14Updated 6 years ago
Alternatives and similar repositories for FLowGen-CNNs-DAC18:
Users that are interested in FLowGen-CNNs-DAC18 are comparing it to the libraries listed below
- ☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simple Python interface for ABC☆23Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- ☆29Updated last year
- ☆25Updated 11 months ago
- ☆16Updated 4 years ago
- ☆14Updated last year
- DATC RDF☆49Updated 4 years ago
- ☆28Updated last year
- ☆11Updated 2 years ago
- ☆22Updated 9 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆44Updated 2 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆29Updated 4 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆10Updated 6 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago