Alternatives and similar repositories for FLowGen-CNNs-DAC18

Users that are interested in FLowGen-CNNs-DAC18 are comparing it to the libraries listed below

• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆38Updated last year
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆29Updated 3 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆24Updated 2 years ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 5 years ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated last year
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆54Updated 10 months ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 7 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆20Updated 10 months ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆59Updated last week
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 5 years ago
• cure-lab / DeepGate2
  ☆16Updated 2 years ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆25Updated 2 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆93Updated this week
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆136Updated 3 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆69Updated last week
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• zshi0616 / DeepGate2
  ☆31Updated last year
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆34Updated 5 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆27Updated last year
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆36Updated 5 years ago
• lnis-uofu / ML-Mapper
  ☆13Updated 2 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆17Updated 5 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆216Updated last month
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆33Updated 7 months ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆19Updated 2 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆40Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆58Updated 5 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆33Updated last year