☆1,599Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for circuit_training
Users that are interested in circuit_training are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆291Nov 23, 2025Updated 3 months ago
- ☆158Jul 12, 2023Updated 2 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated last month
- ☆278Jan 15, 2021Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last week
- ☆339Jan 13, 2026Updated last month
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- ☆83Jan 5, 2026Updated last month
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆193Dec 28, 2023Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,438Oct 28, 2024Updated last year
- Modular hardware build system☆1,130Feb 26, 2026Updated last week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆30May 23, 2025Updated 9 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆575Updated this week
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- OpenSTA engine☆551Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Feb 25, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- ☆98Jun 24, 2025Updated 8 months ago