clin99 / awesome-eda
☆87Updated 5 years ago
Related projects: ⓘ
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆94Updated last week
- ☆95Updated 4 years ago
- ☆35Updated this week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆50Updated 2 years ago
- BAG framework☆41Updated last month
- An open multiple patterning framework☆68Updated 4 months ago
- Automatic generation of real number models from analog circuits☆36Updated 5 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆45Updated 2 months ago
- Hardware Description Library☆64Updated 2 weeks ago
- ☆34Updated 5 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆61Updated 3 weeks ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆28Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆105Updated last month
- Interchange formats for chip design.☆27Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆53Updated 3 months ago
- ☆52Updated 11 months ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- ☆66Updated this week
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Tools for working with circuits as graphs in python☆106Updated 10 months ago
- ☆37Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- ☆46Updated last month
- A Design Rule Checker with GPU Acceleration☆36Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆75Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆140Updated 11 months ago