☆97Jun 26, 2019Updated 6 years ago
Alternatives and similar repositories for awesome-eda
Users that are interested in awesome-eda are comparing it to the libraries listed below
Sorting:
- Python program your Job files for an ASML PAS 5500 Stepper Lithography system, by the UCSB Nanofabrication Facility.☆22Dec 3, 2025Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Practical example from the SPIE short course "Data Analytics and Machine Learning in Semiconductor Manufacturing: Applications for Physic…☆22Feb 25, 2018Updated 8 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Github repository to share some insights about lithography simulation.☆125Oct 26, 2021Updated 4 years ago
- Image simulation for microscopy and lithography systems☆27Jun 4, 2023Updated 2 years ago
- Use CUDA for eBeam Lithography Simulation☆18Dec 13, 2019Updated 6 years ago
- GDSHelpers is an open-source package for automatized pattern generation for nano-structuring.☆124May 25, 2022Updated 3 years ago
- ☆109Dec 5, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Include pixel-based mask synthesis, imaging model for optical lithography in Python☆84Jul 10, 2022Updated 3 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- This is a very basic lithography simulation and pixel-based OPC tool.☆47Nov 12, 2021Updated 4 years ago
- Optical lithography simulation software☆160Apr 9, 2023Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated 2 weeks ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- EUV Layer Hotspot Detection Benchmark Suit☆19Mar 8, 2021Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- ☆278Jan 15, 2021Updated 5 years ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆15May 23, 2024Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- ☆30Jun 4, 2021Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- An open multiple patterning framework☆83May 17, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year