clin99 / awesome-eda
☆91Updated 5 years ago
Alternatives and similar repositories for awesome-eda:
Users that are interested in awesome-eda are comparing it to the libraries listed below
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 3 weeks ago
- Automatic generation of real number models from analog circuits☆37Updated 10 months ago
- ☆37Updated 10 months ago
- BAG framework☆40Updated 6 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- A framework for FPGA emulation of mixed-signal systems☆34Updated 3 years ago
- ☆22Updated 4 years ago
- ☆102Updated 5 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆54Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Hardware Description Library☆75Updated 2 weeks ago
- ☆32Updated 5 years ago
- An open multiple patterning framework☆72Updated 9 months ago
- ☆40Updated 5 years ago
- Open Source PHY v2☆25Updated 9 months ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆29Updated 3 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆113Updated last week
- ASTRAN - Automatic Synthesis of Transistor Networks☆57Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 6 months ago
- ☆53Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago