clin99 / awesome-edaLinks
☆93Updated 6 years ago
Alternatives and similar repositories for awesome-eda
Users that are interested in awesome-eda are comparing it to the libraries listed below
Sorting:
- Automatic generation of real number models from analog circuits☆44Updated last year
- An open multiple patterning framework☆79Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- ☆106Updated 5 years ago
- ☆43Updated 7 months ago
- Tools for working with circuits as graphs in python☆124Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- ☆44Updated 5 years ago
- ☆33Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- ☆56Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆36Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆180Updated 4 months ago
- Open Source PHY v2☆31Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆73Updated 2 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- BAG framework☆41Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆99Updated 8 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆54Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year