clin99 / awesome-edaLinks
☆92Updated 6 years ago
Alternatives and similar repositories for awesome-eda
Users that are interested in awesome-eda are comparing it to the libraries listed below
Sorting:
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 6 months ago
- ☆105Updated 5 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Tools for working with circuits as graphs in python☆122Updated last year
- EDA physical synthesis optimization kit☆60Updated last year
- ☆33Updated 5 years ago
- ☆44Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆122Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- BAG framework☆41Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- ☆42Updated 5 months ago
- An open multiple patterning framework☆78Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆69Updated this week
- A Python package for testing hardware (part of the magma ecosystem)☆43Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Hardware Description Library☆82Updated 4 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- Interchange formats for chip design.☆31Updated 3 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago