Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆12Apr 4, 2015Updated 11 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Control and Status Register map generator for HDL projects☆144May 24, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,223Apr 21, 2026Updated 3 months ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- A Python package for creating and solving constrained randomization problems.☆19Jul 14, 2026Updated last week
- cgit docker container☆16Jul 13, 2021Updated 5 years ago
- Utility for plotting array data from MCU RAM☆29Nov 12, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆104Jan 12, 2021Updated 5 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆34Sep 7, 2017Updated 8 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated 2 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Light Electric Vehicle CAN protocol☆33Apr 8, 2026Updated 3 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Calculate Ethernet CRC32/FCS for a captured frame☆12Jun 5, 2026Updated last month
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- JESD204 Eye Scan Visualization Utility☆19Updated this week
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆13Dec 21, 2023Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 10 months ago
- ft2232h EEPROM wirte serial, PID, manufacturer and device fields☆13Feb 6, 2026Updated 5 months ago
- Smart Power Case for FatShark goggles☆15Mar 24, 2021Updated 5 years ago