Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆12Apr 4, 2015Updated 11 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 13 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆34Aug 14, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 11 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,241Apr 21, 2026Updated 5 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- cgit docker container☆16Jul 13, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utility for plotting array data from MCU RAM☆29Nov 12, 2024Updated last year
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆34Sep 7, 2017Updated 9 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆25May 20, 2020Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 10 months ago
- Light Electric Vehicle CAN protocol☆34Apr 8, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Calculate Ethernet CRC32/FCS for a captured frame☆12Jun 5, 2026Updated 3 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Dec 9, 2018Updated 7 years ago
- Расширение помогает снять ограничения разработчиков на запуск различных приложений в Web версии Telegram.☆10Aug 1, 2024Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- ft2232h EEPROM wirte serial, PID, manufacturer and device fields☆13Feb 6, 2026Updated 7 months ago
- Smart Power Case for FatShark goggles☆15Mar 24, 2021Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago