Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆11Apr 4, 2015Updated 11 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 12 years ago
- Control and Status Register map generator for HDL projects☆136May 24, 2025Updated 11 months ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- Utility for plotting array data from MCU RAM☆28Nov 12, 2024Updated last year
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,206Apr 21, 2026Updated last week
- Altium color schema☆29Nov 2, 2025Updated 6 months ago
- cgit docker container☆16Jul 13, 2021Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆50Nov 7, 2025Updated 5 months ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆14Updated this week
- The program for USB-Blaster Chinese version on STM32 works with☆33Sep 7, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Feb 18, 2021Updated 5 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 6 months ago
- ☆25May 20, 2020Updated 5 years ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- Light Electric Vehicle CAN protocol☆32Apr 8, 2026Updated 3 weeks ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- JESD204 Eye Scan Visualization Utility☆18Apr 6, 2026Updated 3 weeks ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Embedded software from JeeLabs☆14Aug 25, 2017Updated 8 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 7 months ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago