Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 13 years ago
- Control and Status Register map generator for HDL projects☆140May 24, 2025Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,218Apr 21, 2026Updated 2 months ago
- cgit docker container☆16Jul 13, 2021Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Sep 7, 2017Updated 8 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆25May 20, 2020Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆181Oct 28, 2025Updated 8 months ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆16Feb 22, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Othello program created by Gunnar Andersson - This is a copy of the original code -☆16Apr 29, 2014Updated 12 years ago
- generic http REST API exporter☆18Jun 22, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- Embedded software from JeeLabs☆14Aug 25, 2017Updated 8 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Simple daemon to make BGP announces if service is alive☆24Jun 16, 2026Updated 2 weeks ago
- ☆10Nov 13, 2023Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago