Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Updated this week
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆12Apr 4, 2015Updated 11 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 13 years ago
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆34Aug 14, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 11 years ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- cgit docker container☆16Jul 13, 2021Updated 5 years ago
- Utility for plotting array data from MCU RAM☆29Nov 12, 2024Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆34Sep 7, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Открытый ознакомительный курс "Введение в функцион альную верификацию RISC-V ядер"☆54Sep 20, 2026Updated 3 weeks ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆25May 20, 2020Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆185Oct 28, 2025Updated 11 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 12 years ago
- Calculate Ethernet CRC32/FCS for a captured frame☆12Jun 5, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 6 years ago
- JESD204 Eye Scan Visualization Utility☆19Sep 14, 2026Updated last month
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago