Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below
Sorting:
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆11Apr 4, 2015Updated 10 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 12 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Open source library to handle integers of any size in C☆14Apr 11, 2023Updated 2 years ago
- ☆12Jun 4, 2018Updated 7 years ago
- Embedded software from JeeLabs☆14Aug 25, 2017Updated 8 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Application for sending GPS coordinats via SMS (Android)☆16Mar 5, 2017Updated 8 years ago
- cgit docker container☆16Jul 13, 2021Updated 4 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- Simple hobby POSIX-compatible OS for i8086+☆17Dec 14, 2022Updated 3 years ago
- Control and Status Register map generator for HDL projects☆131May 24, 2025Updated 9 months ago
- Othello program created by Gunnar Andersson - This is a copy of the original code -☆16Apr 29, 2014Updated 11 years ago
- Mirror of https://git.pfarley.dev/lambda-os/lambda-kern, Multi-architecture hobby operating system kernel created in C☆16Jan 4, 2026Updated 2 months ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- Tiny Forth-like language implementation☆25Apr 14, 2024Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- HomeKit Accessory Protocol implementation for embedded Rust☆26May 9, 2024Updated last year
- ☆25May 20, 2020Updated 5 years ago
- Replica of micro-BESM computer☆26Mar 1, 2025Updated last year
- Utility for plotting array data from MCU RAM☆28Nov 12, 2024Updated last year
- A DIY, IMU-based skateboard activity tracker☆30Aug 1, 2021Updated 4 years ago
- Yet Another Forth Core...☆72Aug 28, 2014Updated 11 years ago
- ☆28Jan 18, 2021Updated 5 years ago
- Лекции по объектно-ориентированному программированию (Овчинников П.Е.)☆10Jul 20, 2021Updated 4 years ago
- Project of Data Mining group☆16Aug 10, 2012Updated 13 years ago
- Русский перевод интерфейса Combodo iTop Service Desk от сообщества iTop по-русски.☆14Apr 26, 2020Updated 5 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- ☆20Sep 7, 2012Updated 13 years ago
- Annex Done Right: Spec Ops (TEHGAM 1)☆10Apr 19, 2019Updated 6 years ago
- A simple ISO9660 file system implementation.☆44Jan 26, 2025Updated last year