Verilog (SystemVerilog) coding style
☆42Jan 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-coding-style
Users that are interested in verilog-coding-style are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆50Updated this week
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆12Apr 4, 2015Updated 11 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Control and Status Register map generator for HDL projects☆146May 24, 2025Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ATtiny13 based Traffic Light toy: schematic, technology, source code.☆10Mar 17, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆37Jan 14, 2019Updated 7 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,229Apr 21, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- cgit docker container☆16Jul 13, 2021Updated 5 years ago
- Utility for plotting array data from MCU RAM☆29Nov 12, 2024Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆104Jan 12, 2021Updated 5 years ago
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆14Aug 3, 2026Updated last week
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Open source implementation of a Verilog formatter☆186Jan 27, 2022Updated 4 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆34Sep 7, 2017Updated 8 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 2 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆25May 20, 2020Updated 6 years ago
- Light Electric Vehicle CAN protocol☆34Apr 8, 2026Updated 4 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- JESD204 Eye Scan Visualization Utility☆19Jul 22, 2026Updated 3 weeks ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Расширение помогает снять ограничения разработчиков на запуск различных приложений в Web версии Telegram.☆10Aug 1, 2024Updated 2 years ago