Alternatives and similar repositories for pyvcd

Users that are interested in pyvcd are comparing it to the libraries listed below

• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆142Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆111Updated 2 years ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆238Updated last week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆219Updated 3 weeks ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆58Updated 2 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆155Updated this week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆149Updated 6 months ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆65Updated last month
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆62Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆197Updated 2 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆131Updated 3 weeks ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆127Updated 6 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆124Updated last year
• Digilent / digilent-vivado-scripts
  ☆69Updated 4 months ago
• antmicro / cocotb-verilator-build
  ☆26Updated 2 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 4 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated last year
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated last month
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆73Updated 3 weeks ago
• pieter3d / simview
  ☆88Updated last month
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated 3 weeks ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 6 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated last month
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆80Updated 2 weeks ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆40Updated 6 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆67Updated 3 months ago