Alternatives and similar repositories for pyvcd

Users that are interested in pyvcd are comparing it to the libraries listed below

• olofk / ipyxact
  Python-based IP-XACT parser
  ☆130Updated 11 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆136Updated last month
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆64Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆131Updated 2 weeks ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆58Updated 6 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆83Updated 10 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆206Updated last week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 4 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆211Updated 5 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆51Updated 3 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆103Updated last year
• pieter3d / simview
  ☆78Updated last year
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆199Updated 6 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated last week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆76Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 3 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆218Updated this week
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated 2 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆54Updated 3 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 8 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆59Updated 3 years ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆78Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆93Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆90Updated 2 months ago