Alternatives and similar repositories for pyvcd:

Users that are interested in pyvcd are comparing it to the libraries listed below

• olofk / ipyxact
  Python-based IP-XACT parser
  ☆126Updated 7 months ago
• pieter3d / simview
  ☆77Updated 11 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated last week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆55Updated last month
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 2 months ago
• oddball / ipxact2systemverilog
  Translates IPXACT XML to synthesizable VHDL or SystemVerilog
  ☆57Updated 7 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆111Updated last month
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 6 months ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆100Updated last year
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆196Updated 3 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 4 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆84Updated 5 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆198Updated 2 weeks ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 11 months ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 5 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆49Updated last month
• Digilent / digilent-vivado-scripts
  ☆65Updated 6 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆206Updated 2 months ago
• cjdrake / AES
  Advanced Encryption Standard (AES) SystemVerilog Core
  ☆34Updated 7 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆144Updated 2 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆73Updated last week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆67Updated 6 months ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆93Updated 4 years ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 4 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆109Updated last week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆66Updated 10 months ago