Python-based Hardware Design Processing Toolkit for Verilog HDL
☆796Jun 15, 2024Updated last year
Alternatives and similar repositories for Pyverilog
Users that are interested in Pyverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- ☆43May 26, 2018Updated 8 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆149Jan 23, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆455Apr 5, 2026Updated 2 months ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- SystemVerilog compiler and language services☆1,060Jun 2, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Icarus Verilog☆3,478Jun 1, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 2 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Verilog evaluation benchmark for large language model☆439Jul 14, 2025Updated 10 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Languages☆1,149Apr 6, 2026Updated 2 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301May 28, 2026Updated last week
- The UVM written in Python☆545Jun 2, 2026Updated last week
- ☆105Jun 27, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A complete open-source design-for-testing (DFT) Solution☆194Aug 30, 2025Updated 9 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,178Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,066May 15, 2026Updated 3 weeks ago