Alternatives and similar repositories for Pyverilog:

Users that are interested in Pyverilog are comparing it to the libraries listed below

• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,198Updated 2 weeks ago
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆309Updated 6 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆558Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆775Updated 6 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆547Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆288Updated 5 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆662Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆400Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆758Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,608Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆381Updated 2 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆871Updated 3 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆997Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆675Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,053Updated this week
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆511Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,883Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆397Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,239Updated this week
• phanrahan / magma
  magma circuits
  ☆255Updated 3 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆575Updated 7 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,246Updated 9 months ago