Alternatives and similar repositories for Pyverilog:

Users that are interested in Pyverilog are comparing it to the libraries listed below

• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,234Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆598Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆789Updated last week
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆310Updated 7 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆288Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆397Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆410Updated 2 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆403Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆513Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆573Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆558Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆312Updated 10 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,061Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,911Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆459Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,633Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆876Updated 3 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,074Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆308Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆479Updated 3 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆670Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,250Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆429Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆382Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆763Updated this week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆385Updated 8 months ago