Verdi like, verilog code signal trace and show hierarchy script
☆20Oct 16, 2019Updated 7 years ago
Alternatives and similar repositories for vtags
Users that are interested in vtags are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jun 5, 2024Updated 2 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 4 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated 2 months ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open-source custom cache generator.☆39Mar 14, 2024Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Weekly RISC-V Newsletter☆28Nov 29, 2018Updated 7 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago
- ☆78Jul 30, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- ☆10Jun 11, 2016Updated 10 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- ☆13Jul 24, 2026Updated 3 months ago
- USB 1.1 PHY☆12Jul 17, 2014Updated 12 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Quickly navigate and resize i3wm windows and Neovim splits with the same keybindings☆12Mar 25, 2023Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Live preview by any shell command while editing☆15Dec 15, 2023Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 8 years ago
- Simple extension to export snippets to org-mode and vice versa☆13Jan 11, 2021Updated 5 years ago
- math learning notes in orgmode☆13Aug 5, 2016Updated 10 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- Simple graph editor that can read and write the graphml format☆10Aug 28, 2022Updated 4 years ago