Verdi like, verilog code signal trace and show hierarchy script
☆19Oct 16, 2019Updated 6 years ago
Alternatives and similar repositories for vtags
Users that are interested in vtags are comparing it to the libraries listed below
Sorting:
- ☆17Jun 5, 2024Updated last year
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆282Jan 18, 2026Updated last month
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated last month
- ☆11Sep 26, 2023Updated 2 years ago
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A Python library used to transfer files with QR codes. Input a file, get QR code images. Print, email, or otherwise share your codes. Re-…☆10Sep 15, 2019Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 8 years ago
- Simple IIO FM Radio receive example☆16Updated this week
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆10Jun 11, 2016Updated 9 years ago
- RTLMeter benchmark suite☆29Updated this week
- PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware☆13Feb 18, 2021Updated 5 years ago
- 快速开发公司/个人代码规范检查☆10May 15, 2020Updated 5 years ago
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 2 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Sia GPU miner☆10Jul 20, 2016Updated 9 years ago
- 手持设备环境的搭建及程序开发，如手持终端设备、PDA手持终端、条码数据采集器等设备☆11Oct 20, 2016Updated 9 years ago