Alternatives and similar repositories for open-register-design-tool

Users that are interested in open-register-design-tool are comparing it to the libraries listed below

• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆268Updated 2 weeks ago
• svunit / svunit
  ☆207Updated 9 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆255Updated 10 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆119Updated 2 months ago
• accellera-official / uvm-core
  ☆103Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆131Updated 3 weeks ago
• amiq-consulting / svaunit
  SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
  ☆74Updated 4 years ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆142Updated last year
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆156Updated last week
• accellera / uvm
  ☆57Updated 9 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆302Updated 2 months ago
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆203Updated 8 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆165Updated last week
• VerificationExcellence / SystemVerilogAssertions
  Examples and reference for System Verilog Assertions
  ☆89Updated 8 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆195Updated 3 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated 3 weeks ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆73Updated 3 weeks ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆111Updated 2 years ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆185Updated 3 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆129Updated this week
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆263Updated 6 months ago
• dovstamler / uvm_agents
  UVM agents
  ☆83Updated 8 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated this week
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆107Updated last year
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆239Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆306Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆283Updated 6 years ago