Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆207Oct 21, 2024Updated last year
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below
Sorting:
- SystemRDL 2.0 language compiler front-end☆271Updated this week
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆61Jan 16, 2026Updated last month
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Control and status register code generator toolchain☆177Updated this week
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- The UVM written in Python☆504Updated this week
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆75Jan 14, 2021Updated 5 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 26, 2026Updated last week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆75Dec 12, 2025Updated 2 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- ☆16May 10, 2019Updated 6 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- UVM interactive debug library☆35Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month