Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆207Jun 3, 2026Updated last month
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆64Mar 6, 2026Updated 3 months ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Control and status register code generator toolchain☆198May 5, 2026Updated last month
- Code generation tool for control and status registers☆461Updated this week
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 8 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- The UVM written in Python☆556Jun 28, 2026Updated last week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Jun 26, 2026Updated last week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆82Mar 28, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jun 17, 2026Updated 2 weeks ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- ☆15May 10, 2019Updated 7 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- ☆218May 30, 2026Updated last month
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week