Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆207Oct 21, 2024Updated last year
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemRDL 2.0 language compiler front-end☆277Apr 10, 2026Updated 3 weeks ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 5 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated last month
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Mar 31, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Control and status register code generator toolchain☆192Apr 16, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 3 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 5 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- The UVM written in Python☆537Apr 27, 2026Updated last week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆253Updated this week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆79Mar 28, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆73Jan 14, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆144Apr 9, 2026Updated 3 weeks ago
- UVM interactive debug library☆35Feb 28, 2026Updated 2 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15May 10, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆113Oct 31, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 3 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- ☆216Mar 30, 2026Updated last month
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- JSON lib in Systemverilog☆43Feb 23, 2022Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆125Oct 3, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week