Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆207Jun 3, 2026Updated last week
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 6 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆63Mar 6, 2026Updated 3 months ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 2, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Control and status register code generator toolchain☆196May 5, 2026Updated last month
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 4 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- The UVM written in Python☆546Updated this week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Jun 5, 2026Updated last week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆81Mar 28, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 4 months ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated last month
- UVM interactive debug library☆36Feb 28, 2026Updated 3 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15May 10, 2019Updated 7 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 5 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- ☆218May 30, 2026Updated 2 weeks ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 8 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week