SystemVerilog syntax highlight/indent support in vim
☆52Jul 10, 2024Updated last year
Alternatives and similar repositories for vim-SystemVerilog
Users that are interested in vim-SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated 2 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Mar 18, 2020Updated 6 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last week
- ☆10Apr 8, 2021Updated 5 years ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 3 months ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- SystemVerilog Development Environment☆53Sep 9, 2021Updated 4 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆138Nov 29, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL☆71Apr 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- highlighting match of matchit.vim☆19May 4, 2014Updated 12 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 6 years ago
- Basic Common Modules☆48Jun 24, 2026Updated 2 weeks ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 11 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- APB Logic☆26Jul 2, 2026Updated last week
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- A generic class library in SystemVerilog☆90May 20, 2021Updated 5 years ago