WeiChungWu / vim-SystemVerilog
SystemVerilog syntax highlight/indent support in vim
☆50Updated 8 months ago
Alternatives and similar repositories for vim-SystemVerilog:
Users that are interested in vim-SystemVerilog are comparing it to the libraries listed below
- verilog filetype plugin to enable emacs verilog-mode autos☆25Updated 2 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆27Updated last year
- SystemVerilog vim scripts☆65Updated 2 years ago
- UVM Generator☆44Updated 10 months ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago
- Generate UVM register model from compiled SystemRDL input☆54Updated 6 months ago
- A generic class library in SystemVerilog☆82Updated 3 years ago
- A simple UVM example with DPI☆38Updated 7 years ago
- Yet Another Simulation Architecture☆72Updated 4 years ago
- Code for the second edition of Advanced UVM.☆26Updated 8 years ago
- UVM interactive debug library☆32Updated 7 years ago
- UVM agents☆78Updated 7 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆378Updated 5 months ago
- JSON lib in Systemverilog☆43Updated 3 years ago
- uvm auto generator☆24Updated 6 years ago
- UVM register utility generation by inputting xls table☆36Updated last year
- UVM/systemverilog/verilog/python VIM IDE☆15Updated 11 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆18Updated last year
- UVM AHB VIP☆81Updated 4 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 11 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- Customized UVM Report Server☆37Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆68Updated 5 years ago
- System verilog register model for uvm testbenches.☆19Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆93Updated last year
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆73Updated 6 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆139Updated 6 years ago