🇯 JSON encoder and decoder in pure SystemVerilog
☆16Jul 7, 2024Updated last year
Alternatives and similar repositories for svjson
Users that are interested in svjson are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Control and Status Register map generator for HDL projects☆139May 24, 2025Updated last year
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆44Mar 9, 2026Updated 3 months ago
- Basic Common Modules☆48Jun 5, 2026Updated last week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- Control and status register code generator toolchain☆196May 5, 2026Updated last month
- Architecting and Building High Speed SoCs, published by Packt☆30Jan 18, 2023Updated 3 years ago
- Github Copilot-like LSP code completion server with local LLM powered by llama.cpp☆21Mar 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Aug 7, 2024Updated last year
- DDC/DUC amateur radio transceiver☆21Jan 23, 2026Updated 4 months ago
- ☆12Dec 10, 2025Updated 6 months ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated last month
- Blockchain for Enterprise, published by Packt☆13Jan 30, 2023Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Материалы к серии роликов “Цифровая обработка сигналов”. Live-скрипты и файлы с данными для примеров, рассматриваемых в курсе.☆19Apr 11, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆218May 30, 2026Updated 2 weeks ago
- Hatch plugin to integrate ProperDocs and infer dependencies into an env☆17Mar 16, 2026Updated 2 months ago
- Counting cars on highway from footage using MobileNetSSD, Dlib and OpenCV☆20Oct 3, 2023Updated 2 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 9 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆141Apr 24, 2026Updated last month
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆22Feb 3, 2026Updated 4 months ago
- View Apache Parquet Files In Your Terminal☆21Mar 31, 2025Updated last year
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Simple template-based UVM code generator☆30Apr 15, 2026Updated last month
- The py3gppchannels library is a Python package that implements the 3GPP standardized radio channel models (3GPP TR 38.901). It provides a…☆18Sep 17, 2023Updated 2 years ago