🇯 JSON encoder and decoder in pure SystemVerilog
☆16Jul 7, 2024Updated 2 years ago
Alternatives and similar repositories for svjson
Users that are interested in svjson are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- A tool for creating HDL-Schematics☆10Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- uvm framework generator☆12Oct 17, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Dockerfile for ModelSim Version 16 GUI☆16Aug 16, 2021Updated 5 years ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- ☆227Aug 16, 2026Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- ☆11Jul 12, 2023Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Basic Common Modules☆48Updated this week
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated 4 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents☆50Jul 11, 2024Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆83Oct 22, 2024Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Architecting and Building High Speed SoCs, published by Packt☆33Jan 18, 2023Updated 3 years ago
- ☆24Sep 26, 2025Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Oct 25, 2026Updated last week