🇯 JSON encoder and decoder in pure SystemVerilog
☆16Jul 7, 2024Updated 2 years ago
Alternatives and similar repositories for svjson
Users that are interested in svjson are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Control and Status Register map generator for HDL projects☆146May 24, 2025Updated last year
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆223May 30, 2026Updated 2 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Basic Common Modules☆48Jul 16, 2026Updated 3 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated last month
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆81Oct 22, 2024Updated last year
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- ☆22Sep 26, 2025Updated 10 months ago
- Architecting and Building High Speed SoCs, published by Packt☆32Jan 18, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆29Jan 18, 2021Updated 5 years ago
- ☆18Jun 2, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- Репозиторий канала Verification For All☆15May 27, 2026Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆299Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- CMake based hardware build system☆44Updated this week
- ☆44Mar 9, 2026Updated 5 months ago
- DDC/DUC amateur radio transceiver☆22Jan 23, 2026Updated 6 months ago
- Материалы к серии роликов “Цифровая обработка сигналов”. Live-скрипты и файлы с данными для примеров, рассматриваемых в курсе.☆19Apr 11, 2019Updated 7 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Coverview☆33Updated this week