🇯 JSON encoder and decoder in pure SystemVerilog
☆14Jul 7, 2024Updated last year
Alternatives and similar repositories for svjson
Users that are interested in svjson are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Control and Status Register map generator for HDL projects☆133May 24, 2025Updated 10 months ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆41Mar 9, 2026Updated 2 weeks ago
- Basic Common Modules☆46Mar 18, 2026Updated last week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- Control and status register code generator toolchain☆181Feb 27, 2026Updated last month
- Architecting and Building High Speed SoCs, published by Packt☆29Jan 18, 2023Updated 3 years ago
- ☆20Aug 7, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Github Copilot-like LSP code completion server with local LLM powered by llama.cpp☆21Mar 11, 2024Updated 2 years ago
- DDC/DUC amateur radio transceiver☆20Jan 23, 2026Updated 2 months ago
- ☆11Dec 10, 2025Updated 3 months ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated last week
- Blockchain for Enterprise, published by Packt☆13Jan 30, 2023Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Материалы к серии роликов “Цифровая обработка сигналов”. Live-скрипты и файлы с данными для примеров, рассматриваемых в курсе.☆19Apr 11, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Hatch plugin to integrate ProperDocs and infer dependencies into an env☆17Mar 16, 2026Updated last week
- ☆213Updated this week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆133Dec 26, 2025Updated 3 months ago
- Counting cars on highway from footage using MobileNetSSD, Dlib and OpenCV☆20Oct 3, 2023Updated 2 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 6 months ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- View Apache Parquet Files In Your Terminal☆20Mar 31, 2025Updated 11 months ago
- ☆22Feb 3, 2026Updated last month
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 4 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆14Dec 18, 2022Updated 3 years ago