kactus2 / kactus2devLinks
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆224Updated this week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below
Sorting:
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆302Updated last month
- UVM 1.2 port to Python☆253Updated 6 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 10 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year
- ☆206Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆279Updated 5 years ago
- Unit testing for cocotb☆161Updated 2 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- ☆163Updated 2 years ago
- Python-based IP-XACT parser☆134Updated last year
- RISC-V Verification Interface☆101Updated 2 months ago
- ☆93Updated 11 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- AXI interface modules for Cocotb☆278Updated last year
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- SystemVerilog support in VS Code☆141Updated 6 months ago
- Control and Status Register map generator for HDL projects☆122Updated 3 months ago
- Fabric generator and CAD tools.☆193Updated this week
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago