kactus2 / kactus2devLinks
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆235Updated this week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below
Sorting:
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- UVM 1.2 port to Python☆253Updated 8 months ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆306Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- Python-based IP-XACT parser☆138Updated last year
- ☆208Updated 7 months ago
- Unit testing for cocotb☆163Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- ☆166Updated 3 years ago
- HDL symbol generator☆195Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆299Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆288Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆345Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- AXI interface modules for Cocotb☆294Updated 3 weeks ago
- Simple parser for extracting VHDL documentation☆72Updated last year
- RISC-V Verification Interface☆108Updated this week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated 2 weeks ago