Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆265Oct 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆1,174Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- FuseSoC standard core library☆172Oct 19, 2026Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week