Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆247Feb 17, 2026Updated last week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below
Sorting:
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated last month
- SystemVerilog compiler and language services☆961Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- ☆114Feb 2, 2021Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Feb 23, 2026Updated last week