Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆251Apr 20, 2026Updated last week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 11 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 5 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆762Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆284May 21, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- D3.js and ELK based schematic visualizer☆119Feb 27, 2024Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- SystemRDL 2.0 language compiler front-end☆277Apr 10, 2026Updated 3 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 10 months ago
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated 3 weeks ago
- FuseSoC standard core library☆162Mar 11, 2026Updated last month
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆716Apr 20, 2026Updated last week
- SystemVerilog compiler and language services☆1,014Updated this week
- Qbox☆87Apr 23, 2026Updated last week
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆133Apr 21, 2026Updated last week