kactus2 / kactus2devLinks
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆208Updated this week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- ☆201Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Control and status register code generator toolchain☆137Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- UVM 1.2 port to Python☆251Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Python-based IP-XACT parser☆132Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last week
- PCI express simulation framework for Cocotb☆163Updated last month
- ☆159Updated 2 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- RISC-V Verification Interface☆92Updated this week
- Fabric generator and CAD tools.☆185Updated last week
- FuseSoC standard core library☆139Updated last week
- Control and Status Register map generator for HDL projects☆116Updated last week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- AXI interface modules for Cocotb☆262Updated last year
- The UVM written in Python☆429Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week