Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆255Jun 5, 2026Updated this week
Alternatives and similar repositories for kactus2dev
Users that are interested in kactus2dev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated last year
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last week
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆296May 21, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated 3 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 3 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Jun 3, 2026Updated last week
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆308May 19, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FuseSoC standard core library☆165Apr 28, 2026Updated last month
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆722Updated this week
- SystemVerilog compiler and language services☆1,068Updated this week
- Qbox☆94Updated this week
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago