kactus2 / kactus2dev
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
☆205Updated this week
Alternatives and similar repositories for kactus2dev:
Users that are interested in kactus2dev are comparing it to the libraries listed below
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆198Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆210Updated this week
- SystemRDL 2.0 language compiler front-end☆246Updated this week
- UVM 1.2 port to Python☆249Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆308Updated this week
- Control and status register code generator toolchain☆115Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆119Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated last week
- ☆148Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆303Updated 2 weeks ago
- ☆195Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆143Updated 8 months ago
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆207Updated 3 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆288Updated this week
- A complete open-source design-for-testing (DFT) Solution☆145Updated 4 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆109Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆276Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆57Updated this week
- Code generation tool for control and status registers☆372Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆201Updated 4 months ago
- FuseSoC standard core library☆127Updated last month
- RISC-V Verification Interface☆85Updated 3 weeks ago
- HDL symbol generator☆189Updated 2 years ago
- PCI express simulation framework for Cocotb☆153Updated last year
- Announcements related to Verilator☆39Updated 4 years ago