Beautify SystemVerilog code in VSCode through Verible
☆23Apr 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- Render waveforms inside VSCode with WaveDrom☆38Apr 15, 2026Updated 3 weeks ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- C++11 port of the Diff, Match and Patch libraries for Plain Text.☆12Mar 4, 2014Updated 12 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Bazel build rules for GNU M4☆18Apr 6, 2026Updated last month
- ☆15Mar 25, 2020Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- SystemVerilog FSM generator☆36May 5, 2024Updated 2 years ago
- Test of parallel compression acceleration☆16Sep 8, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆18Apr 23, 2026Updated 2 weeks ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ELF prelinking utility to speed up dynamic linking [unofficial mirror]☆11Jan 27, 2018Updated 8 years ago
- Fork of ag with added support for PCRE2 and ~/.agrc☆15Jan 30, 2022Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last month
- a mini 2x2 systolic array and PE demo☆71Dec 21, 2025Updated 4 months ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated last year
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- I2C models for cocotb☆44Mar 18, 2026Updated last month
- Defend your .tmux.conf at all costs☆12Apr 4, 2024Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 7 months ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Elispcomp: Compile Elisp code from the command-line (Emacs Lisp code)☆20Apr 28, 2026Updated last week
- ☆133Nov 17, 2025Updated 5 months ago