Beautify SystemVerilog code in VSCode through Verible
☆23Mar 26, 2026Updated 3 weeks ago
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆151Feb 18, 2025Updated last year
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- ☆12Nov 18, 2025Updated 5 months ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 9 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- Bazel build rules for GNU M4☆18Apr 6, 2026Updated last week
- ☆15Mar 25, 2020Updated 6 years ago
- ☆21Mar 18, 2019Updated 7 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Test of parallel compression acceleration☆16Sep 8, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last month
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 应用赛道 国家一等奖获奖作品 Ultra-Lamp☆30Mar 6, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- ELF prelinking utility to speed up dynamic linking [unofficial mirror]☆11Jan 27, 2018Updated 8 years ago
- Fork of ag with added support for PCRE2 and ~/.agrc☆14Jan 30, 2022Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last month
- a mini 2x2 systolic array and PE demo☆71Dec 21, 2025Updated 3 months ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- read files in physical order to reduce hard drive seeks☆11Dec 31, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- I2C models for cocotb☆43Mar 18, 2026Updated last month
- SystemVerilog Logger☆19Apr 6, 2026Updated last week
- ☆18Sep 2, 2020Updated 5 years ago
- APB Logic☆24Feb 24, 2026Updated last month
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 6 months ago
- Defend your .tmux.conf at all costs☆12Apr 4, 2024Updated 2 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago