Alternatives and similar repositories for systemverilog-formatter-vscode

Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 6 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆62Updated 7 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆139Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆126Updated last month
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 9 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆116Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆103Updated last year
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆107Updated 2 years ago
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode
  ☆33Updated 4 months ago
• accellera / uvm
  ☆55Updated 9 years ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆38Updated 6 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆97Updated last year
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆71Updated 3 weeks ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆80Updated 10 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆102Updated 3 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated 2 weeks ago
• esynr3z / axi_vip_demo
  Xilinx AXI VIP example of use
  ☆42Updated 4 years ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆27Updated 2 years ago
• adki / gen_amba
  AMBA bus generator including AXI, AHB, and APB
  ☆106Updated 4 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆98Updated 3 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆162Updated 2 months ago
• svunit / svunit
  ☆206Updated 6 months ago
• accellera-official / uvm-core
  ☆94Updated last year
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆65Updated last month
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆84Updated 4 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆88Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆194Updated 8 years ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆58Updated last year
• amiq-consulting / amiq_blog
  Code snippets from articles published on www.amiq.com/consulting/blog
  ☆36Updated last year