Beautify SystemVerilog code in VSCode through Verible
☆21Feb 28, 2026Updated last week
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below
Sorting:
- SystemVerilog support in VS Code☆149Feb 18, 2025Updated last year
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- ☆12Nov 18, 2025Updated 3 months ago
- Render waveforms inside VSCode with WaveDrom☆38Feb 28, 2026Updated last week
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Notepad++ plugins - Open File In Solution (OFIS), Tortoise SVN, Solution Tools, SolutionHub and SolutionHub UI☆15Jun 1, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- C++11 port of the Diff, Match and Patch libraries for Plain Text.☆12Mar 4, 2014Updated 12 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 5 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- ☆11Jan 2, 2020Updated 6 years ago
- Source Navigator NG is based upon RedHat's Source Navigator. Source Navigator is a source code analysis tool. With it, you can edit your …☆12Feb 6, 2013Updated 13 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- ☆11Mar 16, 2024Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- ☆15Mar 25, 2020Updated 5 years ago
- A plugin for Notepad++☆17Oct 19, 2021Updated 4 years ago
- Tensor Belief Propagation - algorithm for approximate inference in discrete graphical models☆12Feb 17, 2020Updated 6 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆29Nov 8, 2025Updated 4 months ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Visual Studio Code extension for CodeQuery☆14Jun 16, 2024Updated last year
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- Creates a custom TabBar where you can decide which routes to display☆12Jan 4, 2023Updated 3 years ago
- LicenseChecker - Checking the legality of the programs used☆12Jun 25, 2022Updated 3 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- ☆13Jul 10, 2024Updated last year
- A dependency management tool for hardware projects.☆349Updated this week