Beautify SystemVerilog code in VSCode through Verible
☆22Jun 28, 2026Updated last week
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated last month
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- An extremely light weight tiny-YOLO inference engine targeted towards OpenCL hardware.☆16Oct 15, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆11Jan 2, 2020Updated 6 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated last month
- Test of parallel compression acceleration☆16Sep 8, 2024Updated last year
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- ELF prelinking utility to speed up dynamic linking [unofficial mirror]☆11Jan 27, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fork of ag with added support for PCRE2 and ~/.agrc☆15Jan 30, 2022Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- 基于PYNQ Z2开发板与Vivado 2022.2的FPGA开发板使用教程☆35Mar 24, 2023Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 3 months ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- read files in physical order to reduce hard drive seeks☆11Dec 31, 2017Updated 8 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- I2C models for cocotb☆45Mar 18, 2026Updated 3 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- Implementation of our paper "Global Localization in Large-scale Point Clouds via Roll-pitch-yaw Invariant Place Recognition and Low-overl…☆10Nov 25, 2023Updated 2 years ago
- APB Logic☆26Updated this week
- Defend your .tmux.conf at all costs☆11Apr 4, 2024Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 9 months ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago