Beautify SystemVerilog code in VSCode through Verible
☆22Oct 5, 2026Updated last month
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Educational implementation of Kimi Delta Attention from 'Kimi Linear: An Expressive, Efficient Attention Architecture' (arXiv:2510.26692)☆17Updated this week
- 爬虫程序运行请参考PDF 抓取豆瓣的大部分图书。 A project for catch the book of 豆瓣website in china. please see the code source using python3.4☆12Jun 24, 2016Updated 10 years ago
- Facilitates custom Gradle wrappers construction☆11Apr 22, 2024Updated 2 years ago
- Hardware Architecture for 30fps Full-HD Guided Image Filter☆12Jul 20, 2019Updated 7 years ago
- LLM designed inference engine hardware for smollm2 - SMOLM-32☆13Mar 6, 2026Updated 8 months ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 8 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Nov 2, 2023Updated 3 years ago
- ☆17Jul 21, 2025Updated last year
- Tool to benchmark zlib-ng☆12Feb 7, 2026Updated 8 months ago
- Digital System Design and Generation - System Verilog Projects☆10Apr 27, 2016Updated 10 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 10 months ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Oct 8, 2024Updated 2 years ago
- Web site for lzbench compression benchmark☆11Nov 25, 2018Updated 7 years ago
- Test of parallel compression acceleration☆17Sep 8, 2024Updated 2 years ago
- A drop-in replacement for Python's zlib and gzip modules using zlib-ng☆16Updated this week
- ☆11Jun 21, 2016Updated 10 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Official code for DeepGate4☆16Oct 30, 2026Updated last week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- Rust bindings to Intelligent Storage Acceleration Library (ISA-L)☆15Feb 2, 2025Updated last year
- pigz++: modernizing pigz; parallel gzip for the whole stack; pip install pigzpp☆15Oct 17, 2026Updated 2 weeks ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 3 weeks ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago