Beautify SystemVerilog code in VSCode through Verible
☆23Apr 15, 2026Updated last month
Alternatives and similar repositories for systemverilog-formatter-vscode
Users that are interested in systemverilog-formatter-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- Render waveforms inside VSCode with WaveDrom☆39May 7, 2026Updated 3 weeks ago
- ☆12Nov 18, 2025Updated 6 months ago
- 它现在不仅有真值表，还有主范式、最简范式、王浩算法、手动等值演算 | 离散数学 Open Project☆17Sep 10, 2025Updated 8 months ago
- C++11 port of the Diff, Match and Patch libraries for Plain Text.☆12Mar 4, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- An extremely light weight tiny-YOLO inference engine targeted towards OpenCL hardware.☆16Oct 15, 2017Updated 8 years ago
- ☆11Jan 2, 2020Updated 6 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Yet another dynamic batch sampler for variable sequence data in PyTorch.☆13Dec 9, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Chapuni's branches for llvm-project.☆33Aug 20, 2015Updated 10 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 2 weeks ago
- Test of parallel compression acceleration☆16Sep 8, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 2 weeks ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 应用赛道 国家一等奖获奖作品 Ultra-Lamp☆31Mar 6, 2025Updated last year
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- tmux plugin to show CPU temperature☆11Feb 25, 2022Updated 4 years ago
- [April 2025 0.7.0 (legacy support); June-2019, 2.2.4] A set of modifications to ctools and ld64 that enable support for older systems wit…☆28Apr 27, 2025Updated last year
- ELF prelinking utility to speed up dynamic linking [unofficial mirror]☆11Jan 27, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆34Feb 8, 2026Updated 3 months ago
- Fork of ag with added support for PCRE2 and ~/.agrc☆15Jan 30, 2022Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated 2 months ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated last year
- read files in physical order to reduce hard drive seeks☆11Dec 31, 2017Updated 8 years ago