mshr-h / vscode-verilog-hdl-support
HDL support for VS Code
☆317Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support:
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below
- SystemVerilog support in VS Code☆136Updated last month
- Common SystemVerilog components☆593Updated last week
- A git-friendly Vivado wrapper☆231Updated 10 months ago
- Verilog formatter☆189Updated last year
- Bus bridges and other odds and ends☆526Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆383Updated last week
- Open source implementation of a Verilog formatter☆179Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆602Updated this week
- lowRISC Style Guides☆402Updated 6 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- SystemVerilog to Verilog conversion☆604Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- The UVM written in Python☆415Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 10 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆429Updated 3 weeks ago
- Code generation tool for control and status registers☆375Updated last month
- SystemVerilog language server☆497Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆289Updated 2 weeks ago
- SystemVerilog linter☆337Updated last week
- UVM 1.2 port to Python☆250Updated last month
- AMBA AXI VIP☆387Updated 8 months ago
- AXI interface modules for Cocotb☆245Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- Verilog UART☆461Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- Verilog I2C interface for FPGA implementation☆593Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆560Updated this week
- A simple, basic, formally verified UART controller☆296Updated last year
- Opensource DDR3 Controller☆293Updated this week