Alternatives and similar repositories for vscode-verilog-hdl-support

Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 10 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆682Updated 3 weeks ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆183Updated 3 years ago
• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated 2 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆354Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆410Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆434Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆694Updated 3 weeks ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆148Updated last year
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆312Updated 6 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆693Updated last month
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 11 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆282Updated 5 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆439Updated this week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• Digilent / vivado-boards
  ☆479Updated 5 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆557Updated 2 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆491Updated 2 weeks ago
• subbdue / systemverilog.io
  Code used in
  ☆200Updated 8 years ago
• dalance / svlint
  SystemVerilog linter
  ☆372Updated 2 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆221Updated 5 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆461Updated 2 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆269Updated last month
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆288Updated 3 weeks ago