Alternatives and similar repositories for vscode-verilog-hdl-support:

Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆136Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆231Updated 10 months ago
• ericsonj / verilog-format
  Verilog formatter
  ☆189Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆309Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆383Updated last week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆602Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆402Updated 6 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated last week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 9 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆316Updated 10 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆429Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆375Updated last month
• dalance / svls
  SystemVerilog language server
  ☆497Updated 2 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆289Updated 2 weeks ago
• dalance / svlint
  SystemVerilog linter
  ☆337Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆387Updated 8 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆245Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆461Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆593Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆560Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆296Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆293Updated this week