HDL support for VS Code
☆364Apr 9, 2026Updated last week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆151Feb 18, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- SystemVerilog language server☆572Apr 2, 2026Updated 2 weeks ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 7 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog compiler and language services☆1,000Updated this week
- A SystemVerilog Language Server☆196Nov 30, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Icarus Verilog☆3,405Updated this week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,316Apr 12, 2026Updated last week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- ☆133Nov 17, 2025Updated 5 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆942Updated this week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- Unit testing for cocotb☆169Dec 6, 2025Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Apr 10, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Common SystemVerilog components☆736Updated this week
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 9 months ago
- ☆12Nov 18, 2025Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 在vscode上的数字设计开发插件☆395Jan 27, 2023Updated 3 years ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,079Apr 11, 2026Updated last week
- The UVM written in Python☆525Apr 7, 2026Updated last week
- Parse FSDB waveform files☆22Updated this week
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Waveform Viewer Extension for VScode☆332Apr 12, 2026Updated last week