Verilog/SystemVerilog support for VS Code
☆389Nov 5, 2026Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆746Oct 11, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,177Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language server☆587Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- A SystemVerilog Language Server☆212Nov 30, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,064Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Icarus Verilog☆3,722Updated this week
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,568Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,048Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Common SystemVerilog components☆815Sep 18, 2026Updated last month
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆289Oct 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆136Nov 17, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆12Mar 4, 2023Updated 3 years ago
- Unit testing for cocotb☆178Oct 17, 2026Updated 3 weeks ago
- The UVM written in Python☆573Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 29, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- Control and status register code generator toolchain☆227Oct 26, 2026Updated last week
- Verilog formatter☆209Mar 25, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆83Oct 22, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,749Updated this week
- Waveform Viewer Extension for VScode☆364Updated this week
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- Digital timing diagram rendering engine☆3,514Oct 25, 2026Updated last week