Verilog/SystemVerilog support for VS Code
☆388Oct 16, 2026Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆157Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,961Sep 23, 2026Updated 3 weeks ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- SystemVerilog language server☆586Sep 14, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Oct 11, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog compiler and language services☆1,164Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 10 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆400Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- Icarus Verilog☆3,683Updated this week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Verilator open-source SystemVerilog simulator and lint system☆4,017Updated this week
- ☆137Nov 17, 2025Updated 11 months ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Unit testing for cocotb☆177Sep 23, 2026Updated 3 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,033Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆850Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated 3 weeks ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Common SystemVerilog components☆808Sep 18, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Waveform Viewer Extension for VScode☆363Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆13Nov 18, 2025Updated 11 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- The UVM written in Python☆572Updated this week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,163Updated this week
- 在vscode上的数字设计开发插件☆402Jan 27, 2023Updated 3 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Scala based HDL☆2,053Oct 6, 2026Updated last week