mshr-h / vscode-verilog-hdl-supportLinks
HDL support for VS Code
☆336Updated last week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below
Sorting:
- SystemVerilog support in VS Code☆141Updated 7 months ago
- Open source implementation of a Verilog formatter☆181Updated 3 years ago
- A git-friendly Vivado wrapper☆236Updated last year
- Verilog formatter☆198Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆646Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆342Updated this week
- SpinalHDL-tutorial based on Jupyter Notebook☆140Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 2 weeks ago
- lowRISC Style Guides☆455Updated 3 months ago
- Common SystemVerilog components☆658Updated this week
- UVM 1.2 port to Python☆253Updated 7 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆379Updated last week
- Code used in☆196Updated 8 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- SystemVerilog to Verilog conversion☆666Updated 3 months ago
- AXI interface modules for Cocotb☆286Updated 2 weeks ago
- Xilinx Tcl Store☆368Updated this week
- Bus bridges and other odds and ends☆588Updated 5 months ago
- SystemRDL 2.0 language compiler front-end☆261Updated this week
- The UVM written in Python☆451Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 2 months ago
- Code generation tool for control and status registers☆422Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- ☆65Updated 5 years ago
- SystemVerilog linter☆359Updated last week
- A simple, basic, formally verified UART controller☆310Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆512Updated 3 years ago