Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierarchy, and diagnostics.
☆372Jun 14, 2026Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆153Jun 10, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,864Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 9 months ago
- SystemVerilog language server☆579Jun 4, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆717Dec 14, 2025Updated 6 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog compiler and language services☆1,072Updated this week
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Icarus Verilog☆3,502Jun 10, 2026Updated last week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,693Updated this week
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- ☆134Nov 17, 2025Updated 7 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆983Apr 21, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- Unit testing for cocotb☆170Apr 18, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆830May 14, 2026Updated last month
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- An abstraction library for interfacing EDA tools☆771Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- ☆12Nov 18, 2025Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 在vscode上的数字设计开发插件☆394Jan 27, 2023Updated 3 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- The UVM written in Python☆550Updated this week
- An Open-source FPGA IP Generator☆1,114Updated this week
- Parse FSDB waveform files☆22Apr 13, 2026Updated 2 months ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- Waveform Viewer Extension for VScode☆342Updated this week