mshr-h / vscode-verilog-hdl-support

Related projects ⓘ

Alternatives and complementary repositories for vscode-verilog-hdl-support

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆562Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆371Updated 3 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆258Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆557Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆295Updated this week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆217Updated 5 months ago
• ericsonj / verilog-format
  Verilog formatter
  ☆177Updated 10 months ago
• dalance / svlint
  SystemVerilog linter
  ☆314Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆369Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆212Updated 11 months ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆174Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆328Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆258Updated 6 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆363Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆363Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆242Updated 7 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆129Updated 4 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago
• dalance / svls
  SystemVerilog language server
  ☆466Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆280Updated 2 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆405Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆232Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆287Updated 5 months ago