HDL support for VS Code
☆362Mar 23, 2026Updated last week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 6 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- A SystemVerilog Language Server☆195Nov 30, 2025Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- Icarus Verilog☆3,389Mar 21, 2026Updated last week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆468Nov 4, 2025Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- ☆132Nov 17, 2025Updated 4 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆930Mar 23, 2026Updated last week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆822Mar 12, 2026Updated 2 weeks ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Common SystemVerilog components☆728Mar 23, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- ☆12Nov 18, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 在vscode上的数字设计开发插件☆395Jan 27, 2023Updated 3 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,068Updated this week
- The UVM written in Python☆518Updated this week
- Parse FSDB waveform files☆22Nov 4, 2025Updated 4 months ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Waveform Viewer Extension for VScode☆322Mar 12, 2026Updated 2 weeks ago