mshr-h / vscode-verilog-hdl-supportLinks
HDL support for VS Code
☆324Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below
Sorting:
- SystemVerilog support in VS Code☆139Updated 3 months ago
- Common SystemVerilog components☆623Updated this week
- Verilog formatter☆192Updated last year
- A git-friendly Vivado wrapper☆235Updated last year
- lowRISC Style Guides☆429Updated 8 months ago
- Bus bridges and other odds and ends☆563Updated last month
- AXI interface modules for Cocotb☆262Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆619Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- Open source implementation of a Verilog formatter☆179Updated 3 years ago
- SystemVerilog language server☆508Updated last month
- Code generation tool for control and status registers☆391Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- The UVM written in Python☆429Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Xilinx Tcl Store☆358Updated 2 weeks ago
- SystemVerilog linter☆346Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- Opensource DDR3 Controller☆333Updated last week
- UVM 1.2 port to Python☆251Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A SystemVerilog Language Server☆170Updated 2 months ago