Alternatives and similar repositories for vscode-verilog-hdl-support

Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆148Updated 11 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆246Updated last year
• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated 2 years ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆182Updated 4 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆687Updated last month
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆439Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆698Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 2 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆357Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆704Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆284Updated 5 years ago
• Digilent / vivado-boards
  ☆485Updated 6 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆270Updated 2 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆313Updated 7 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆308Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆631Updated 9 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆414Updated 4 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆462Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆558Updated 3 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆259Updated 11 months ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆150Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆441Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆497Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆563Updated 3 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆321Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• dalance / svlint
  SystemVerilog linter
  ☆373Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆555Updated 4 years ago
• accellera-official / uvm-core
  ☆114Updated last year
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆536Updated last year