Alternatives and similar repositories for vscode-verilog-hdl-support:

Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below

• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆132Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆552Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆290Updated 8 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆378Updated last month
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆180Updated 2 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆585Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆450Updated 2 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆221Updated last year
• ericsonj / verilog-format
  Verilog formatter
  ☆184Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆247Updated 10 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆129Updated 7 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆242Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆388Updated 3 years ago
• dalance / svlint
  SystemVerilog linter
  ☆326Updated this week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆204Updated 4 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆267Updated last year
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆221Updated 7 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆418Updated 2 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆346Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆433Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆370Updated 6 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆665Updated 7 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆659Updated this week