mshr-h / vscode-verilog-hdl-supportLinks
HDL support for VS Code
☆334Updated last week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below
Sorting:
- SystemVerilog support in VS Code☆141Updated 6 months ago
- Open source implementation of a Verilog formatter☆181Updated 3 years ago
- A git-friendly Vivado wrapper☆235Updated last year
- Verilog formatter☆198Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆638Updated this week
- Common SystemVerilog components☆653Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated last week
- UVM 1.2 port to Python☆253Updated 6 months ago
- lowRISC Style Guides☆450Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆369Updated last year
- SystemVerilog to Verilog conversion☆661Updated 2 months ago
- SystemVerilog linter☆356Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- Bus bridges and other odds and ends☆586Updated 4 months ago
- Code used in☆194Updated 8 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆302Updated 2 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- AXI interface modules for Cocotb☆278Updated last year
- The UVM written in Python☆448Updated last month
- Code generation tool for control and status registers☆419Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- ☆65Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 5 months ago
- SystemRDL 2.0 language compiler front-end☆257Updated last month
- Xilinx Tcl Store☆368Updated this week
- ☆94Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated this week
- Build Customized FPGA Implementations for Vivado☆337Updated this week
- A simple, basic, formally verified UART controller☆310Updated last year