Verilog/SystemVerilog support for VS Code
☆386Sep 2, 2026Updated this week
Alternatives and similar repositories for vscode-verilog-hdl-support
Users that are interested in vscode-verilog-hdl-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog support in VS Code☆156Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- SystemVerilog language server☆584Aug 25, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog compiler and language services☆1,132Updated this week
- A SystemVerilog Language Server☆209Nov 30, 2025Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆391Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Icarus Verilog☆3,627Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Aug 24, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilator open-source SystemVerilog simulator and lint system☆3,910Updated this week
- SystemVerilog linter☆391Nov 6, 2025Updated 10 months ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- SystemVerilog to Verilog conversion☆750Aug 18, 2026Updated 3 weeks ago
- ☆137Nov 17, 2025Updated 9 months ago
- Unit testing for cocotb☆174Apr 18, 2026Updated 4 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,015Updated this week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 3 weeks ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- Common SystemVerilog components☆793Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- ☆13Nov 18, 2025Updated 9 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated 2 months ago
- 在vscode上的数字设计开发插件☆399Jan 27, 2023Updated 3 years ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 3 weeks ago
- Waveform Viewer Extension for VScode☆355Aug 14, 2026Updated 3 weeks ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- The UVM written in Python☆569Sep 1, 2026Updated last week
- An Open-source FPGA IP Generator☆1,145Updated this week