Verilog formatter
☆203Mar 25, 2026Updated last month
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- ☆12Nov 18, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated 2 years ago
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 5 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- HDL support for VS Code☆366May 1, 2026Updated last week
- ☆12Jul 20, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆133Nov 17, 2025Updated 5 months ago
- Gitea actions based, 3rd generation of joint online judge. Mirrored from https://focs.ji.sjtu.edu.cn/git/JOJ/JOJ3.☆18Apr 27, 2026Updated last week
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- ☆24Jul 14, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,027Updated this week
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- Digital timing diagram rendering engine☆3,395Apr 3, 2026Updated last month
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A SapientML plugin of SapientMLGenerator☆11Apr 6, 2026Updated last month
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,366Updated this week
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆711Dec 14, 2025Updated 4 months ago
- Benchmarking PyTorch 2.0 different models☆20Mar 19, 2023Updated 3 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- Icarus Verilog☆3,434Updated this week