Verilog formatter
☆200Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below
Sorting:
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- ☆12Nov 18, 2025Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated last year
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 5 years ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 2 years ago
- ☆10Jul 23, 2023Updated 2 years ago
- ☆131Nov 17, 2025Updated 3 months ago
- HDL support for VS Code☆353Feb 27, 2026Updated last week
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- ☆17Jun 5, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- ☆12Sep 11, 2022Updated 3 years ago
- RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)☆14Jul 6, 2023Updated 2 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- A SapientML plugin of SapientMLGenerator☆11Dec 23, 2025Updated 2 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆968Updated this week
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Benchmarking PyTorch 2.0 different models☆20Mar 19, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- synthesiseable ieee 754 floating point library in verilog☆723Mar 13, 2023Updated 2 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- My personal competitive programming repository.☆10Apr 12, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Digital timing diagram rendering engine☆3,355Jul 10, 2025Updated 7 months ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago