Verilog formatter
☆207Mar 25, 2026Updated 5 months ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- ☆13Nov 18, 2025Updated 10 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,938Updated this week
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated 2 years ago
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog language server☆585Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Verilog/SystemVerilog support for VS Code☆387Updated this week
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- ☆10Jul 23, 2023Updated 3 years ago
- A SapientML plugin of SapientMLGenerator☆11Jul 27, 2026Updated last month
- ☆137Nov 17, 2025Updated 10 months ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)☆16Jul 6, 2023Updated 3 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 5 months ago
- ☆12Sep 11, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- ☆25Jul 14, 2025Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- SystemVerilog compiler and language services☆1,144Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital timing diagram rendering engine☆3,495Aug 31, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- A SystemVerilog Language Server☆210Nov 30, 2025Updated 9 months ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 6 years ago
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb: Python-based chip (RTL) verification☆2,510Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Updated this week
- Benchmarking PyTorch 2.0 different models☆20Mar 19, 2023Updated 3 years ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 7 months ago