ericsonj / verilog-format
Verilog formatter
☆187Updated last year
Alternatives and similar repositories for verilog-format:
Users that are interested in verilog-format are comparing it to the libraries listed below
- Open source implementation of a Verilog formatter☆179Updated 3 years ago
- HDL support for VS Code☆309Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- A git-friendly Vivado wrapper☆225Updated 9 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆205Updated 4 years ago
- OpenXuantie - OpenE902 Core☆138Updated 7 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆181Updated 2 weeks ago
- 在vscode上的数字设计开发插件☆350Updated 2 years ago
- Chisel examples and code snippets☆243Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Common SystemVerilog components☆572Updated 2 weeks ago
- ☆60Updated 4 years ago
- AXI interface modules for Cocotb☆233Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- SystemVerilog to Verilog conversion☆591Updated this week
- SystemVerilog support in VS Code☆133Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆595Updated last week
- Opensource DDR3 Controller☆265Updated this week
- A simple, basic, formally verified UART controller☆288Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆455Updated last week
- A SystemVerilog Language Server☆154Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆408Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆102Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 6 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆151Updated last year
- Various caches written in Verilog-HDL☆115Updated 9 years ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Labs to learn SpinalHDL☆146Updated 7 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆240Updated last month