Verilog formatter
☆207Mar 25, 2026Updated 5 months ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- ☆13Nov 18, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,922Updated this week
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated 2 years ago
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog language server☆584Updated this week
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 6 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Verilog/SystemVerilog support for VS Code☆385Updated this week
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- ☆10Jul 23, 2023Updated 3 years ago
- A SapientML plugin of SapientMLGenerator☆11Jul 27, 2026Updated last month
- ☆137Nov 17, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)☆16Jul 6, 2023Updated 3 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 5 months ago
- ☆12Sep 11, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- ☆25Jul 14, 2025Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Verilog AXI components for FPGA implementation☆2,123Feb 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog compiler and language services☆1,125Updated this week
- Digital timing diagram rendering engine☆3,476Jul 8, 2026Updated last month
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 9 months ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 6 years ago
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 3 years ago
- Implementation of different types of adder circuits