ericsonj / verilog-format

Related projects: ⓘ

• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆174Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆289Updated this week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆126Updated 3 months ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆129Updated 2 months ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆140Updated 9 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆210Updated 3 months ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆104Updated 2 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆196Updated 4 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆318Updated last year
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆128Updated 2 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆165Updated 5 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆98Updated 2 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆119Updated 5 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆313Updated 2 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆536Updated 2 weeks ago
• lizhirui / DreamCore
  ☆61Updated last year
• zion-group / VerilogCodingStyle
  ☆57Updated 4 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆222Updated 2 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆213Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆51Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆124Updated 2 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆28Updated 4 years ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆220Updated last month
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆157Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆161Updated 4 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆54Updated 2 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆126Updated last week
• subbdue / systemverilog.io
  Code used in
  ☆168Updated 7 years ago