Alternatives and similar repositories for verilog-format

Users that are interested in verilog-format are comparing it to the libraries listed below

• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆182Updated 3 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆337Updated this week
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆141Updated last year
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆124Updated 3 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 5 years ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆157Updated last year
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆142Updated last year
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆164Updated last year
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆35Updated 5 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆112Updated 3 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆389Updated 2 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 3 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆142Updated 8 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆212Updated 4 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆238Updated last year
• lizhirui / DreamCore
  ☆64Updated 3 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆274Updated this week
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆232Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆197Updated 8 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆275Updated 5 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆158Updated this week
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆259Updated 3 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 3 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆127Updated 6 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆371Updated last year
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆35Updated 6 years ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆257Updated 4 months ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated this week
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆38Updated 2 years ago