Alternatives and similar repositories for verilog-format

Users that are interested in verilog-format are comparing it to the libraries listed below

• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆328Updated this week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆138Updated last year
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆33Updated 4 years ago
• zion-group / VerilogCodingStyle
  ☆63Updated 4 years ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆121Updated 2 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆382Updated 2 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 4 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆204Updated last month
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆152Updated last year
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆159Updated last year
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆255Updated 2 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 5 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆107Updated 2 years ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆232Updated 10 months ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆139Updated last year
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆128Updated 5 years ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆25Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆189Updated 8 years ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆175Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆355Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆147Updated this week
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆35Updated last year
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆68Updated 8 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆135Updated 2 years ago
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆125Updated 10 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆137Updated last year
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆60Updated 3 years ago