Minres / RDL-Editor
A Xtext based SystemRDL editor with syntax highlighting and context sensitive help
☆12Updated last year
Alternatives and similar repositories for RDL-Editor:
Users that are interested in RDL-Editor are comparing it to the libraries listed below
- Import and export IP-XACT XML register models☆34Updated 6 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 4 months ago
- SystemVerilog Linter based on pyslang☆30Updated 3 months ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated 2 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆51Updated this week
- A plugin to allow Jenkins Steps with Cadence vManager API☆9Updated 3 weeks ago
- Generate UVM register model from compiled SystemRDL input☆54Updated 7 months ago
- ☆26Updated last year
- ☆14Updated 3 weeks ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆36Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- Python interface for cross-calling with HDL☆32Updated last month
- Main repo for Go2UVM source code, examples and apps☆20Updated 2 years ago
- ☆18Updated 8 years ago
- Systemverilog DPI-C call Python function☆22Updated 4 years ago
- Converts the SystemRDL data into pdf Register specification☆12Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆44Updated last week
- ☆21Updated 5 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- ☆20Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Useful UVM extensions☆22Updated 9 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆58Updated last week
- CORE-V MCU UVM Environment and Test Bench☆21Updated 9 months ago