google / verilogppLinks
☆17Updated last year
Alternatives and similar repositories for verilogpp
Users that are interested in verilogpp are comparing it to the libraries listed below
Sorting:
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆27Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- Advanced Debug Interface☆14Updated 8 months ago
- Main repo for Go2UVM source code, examples and apps☆21Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated 3 weeks ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆14Updated 2 weeks ago
- ☆15Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Import and export IP-XACT XML register models☆35Updated 3 weeks ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆30Updated this week
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Updated 2 years ago
- SystemVerilog Logger☆18Updated 2 weeks ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Provides automation scripts for building BFMs☆16Updated 5 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆32Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago