A Python package for creating and solving constrained randomization problems.
☆19Jun 22, 2026Updated last week
Alternatives and similar repositories for constrainedrandom
Users that are interested in constrainedrandom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 11 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆22Jul 28, 2016Updated 9 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆57May 26, 2026Updated last month
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- My custom userChrome.css for use with Firefox Quantum and wpg☆13Aug 31, 2020Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Jun 26, 2026Updated last week
- ☆23Mar 8, 2024Updated 2 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆18May 5, 2026Updated last month
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Convert an image to thumbnails suitable for favicon, metro tiles, touch icons.☆18Nov 5, 2015Updated 10 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 8 months ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆21Apr 1, 2025Updated last year
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆84Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 4 months ago
- Asynchronous wrapper for DNS-SD C libraries☆26Sep 10, 2025Updated 9 months ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 5 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆27May 27, 2024Updated 2 years ago
- A PHP implementation of the Interval Tree data structure☆11Mar 30, 2015Updated 11 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 8 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆160Jun 18, 2026Updated 2 weeks ago
- Golang client + library for https://newsapi.org/☆14Sep 22, 2018Updated 7 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- ☆17Jun 13, 2026Updated 2 weeks ago
- ☆16Jun 28, 2024Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago