Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.
☆13Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for pint_iverilog
Users that are interested in pint_iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Aug 28, 2026Updated last week
- Hacker's bash Twitch chatbot script. Allow twitch bot creation entierly written in pure BASH.☆15Jan 20, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆60Aug 23, 2026Updated last week
- DVB transmit and receive☆42Sep 9, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 10 months ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 6 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆16Feb 5, 2022Updated 4 years ago
- Dynamic Context Pruning (DCP) extension for the Pi Coding Agent☆25Mar 6, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆49Nov 9, 2021Updated 4 years ago
- ☆10Jun 16, 2025Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- C# Implementation of a simple neural network driving a car☆11Jun 29, 2019Updated 7 years ago
- General I2S slave I/O device tree overlay for Raspberry Pi.☆43Oct 16, 2019Updated 6 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ☆12Nov 3, 2025Updated 10 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- ☆18Aug 12, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- Online tools to work with gettext .po, .mo and .pot files☆11May 31, 2018Updated 8 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 5 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Jul 16, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- My Emacs settings☆18Feb 17, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python QUIC library☆12Aug 19, 2016Updated 10 years ago
- Python client software for HackEEG TI ADS1299 Arduino shield☆15May 26, 2026Updated 3 months ago
- pcie datalink layer implementation in verilog/systemverilog☆17May 22, 2026Updated 3 months ago
- Miscellaneous helpers for handling errors in a FFI context☆17Nov 2, 2017Updated 8 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- MATLAB/Octave language support for Atom☆15Oct 17, 2018Updated 7 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 2 years ago