Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.
☆13Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for pint_iverilog
Users that are interested in pint_iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Mar 19, 2026Updated last week
- Hacker's bash Twitch chatbot script. Allow twitch bot creation entierly written in pure BASH.☆15Jan 20, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- DVB transmit and receive☆40Sep 9, 2019Updated 6 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 5 months ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆12Dec 29, 2020Updated 5 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆15Feb 5, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- ☆48Nov 9, 2021Updated 4 years ago
- ☆10Jun 16, 2025Updated 9 months ago
- General I2S slave I/O device tree overlay for Raspberry Pi.☆40Oct 16, 2019Updated 6 years ago
- ☆12Nov 3, 2025Updated 4 months ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- ☆17Mar 11, 2026Updated 2 weeks ago
- C# Implementation of a simple neural network driving a car☆11Jun 29, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆14Jun 24, 2022Updated 3 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Reverse videos (using FFmpeg)☆15Jan 19, 2023Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Online tools to work with gettext .po, .mo and .pot files☆11May 31, 2018Updated 7 years ago
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 5 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Feb 25, 2026Updated last month
- Python client software for HackEEG TI ADS1299 Arduino shield☆14Feb 4, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- My Emacs settings☆18Feb 17, 2026Updated last month
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- Miscellaneous helpers for handling errors in a FFI context☆17Nov 2, 2017Updated 8 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- MATLAB/Octave language support for Atom☆15Oct 17, 2018Updated 7 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago