open-source SDKs for the SCR1 core
☆78Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 3 months ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆51Jan 9, 2026Updated 3 months ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- SFP fibre-optical transciever simple breakout board. Works up to at least 1 Gbit/s.☆26Oct 20, 2025Updated 5 months ago
- ☆41Mar 15, 2026Updated last month
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆13Nov 10, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Scratchpad☆76Nov 18, 2022Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- My own lectures on quantum optics and quantum computations (in Russian)☆13Dec 10, 2024Updated last year
- RISC-V CPU Core☆424Jun 24, 2025Updated 9 months ago
- Multi-Technology RAM with AHB3Lite interface☆24May 10, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The 2nd place solution for WSDM Cup 2017: Vandalism Detection☆17Jan 10, 2020Updated 6 years ago
- POSIX-compatible tiny multi-threading library for Intel Nios II / Xilinx Zynq-7000☆13Jun 14, 2020Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Apr 10, 2026Updated last week
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,217Updated this week
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- A Verilog synthesis flow for Minecraft redstone circuits☆15Mar 14, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year