syntacore / scr1-sdkView external linksLinks
open-source SDKs for the SCR1 core
☆77Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below
Sorting:
- Syntacore first stage bootloader☆10Jan 19, 2026Updated 3 weeks ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- RISC-V vector extension ISA simulation☆16Jun 11, 2019Updated 6 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 3, 2026Updated last week
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- SFP fibre-optical transciever simple breakout board. Works up to at least 1 Gbit/s.☆25Oct 20, 2025Updated 3 months ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 4, 2026Updated last week
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆10Jan 10, 2022Updated 4 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- ☆51Jan 9, 2026Updated last month
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 8 years ago
- Sunflower Full-System Hardware Emulator and Physical System Simulator for Sensor-Driven Systems. Built-in architecture modeling of Hitach…☆30Jan 31, 2025Updated last year
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- CPU microarchitecture, step by step☆186Jun 26, 2022Updated 3 years ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 6 years ago
- A free, fast and compact ARM Cortex-M0 floating-point library☆16May 26, 2021Updated 4 years ago
- RISC-V Scratchpad☆74Nov 18, 2022Updated 3 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- RF power detector board design files☆19Oct 25, 2016Updated 9 years ago
- Ethernet interface modules for Cocotb☆75Sep 8, 2025Updated 5 months ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- IA32-doc is a project which aims to put as many definitions from the Intel Manual into machine-processable format as possible☆18Apr 16, 2022Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 9 months ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- An NVMe Device Simulation Library.☆52Aug 4, 2022Updated 3 years ago
- An optimized sample code for SHA256 and SHA512 using C intrinsic☆20May 31, 2020Updated 5 years ago