open-source SDKs for the SCR1 core
☆78Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 2 months ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- A simple script to flash nRF51822 BLE IC using a 2$ ST-LINK V2 programmer☆18Jan 5, 2019Updated 7 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- ☆51Jan 9, 2026Updated 2 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- ☆41Mar 15, 2026Updated 2 weeks ago
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆13Nov 10, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆15Dec 24, 2024Updated last year
- RISC-V Scratchpad☆75Nov 18, 2022Updated 3 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Mar 20, 2026Updated last week
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 10 months ago
- My own lectures on quantum optics and quantum computations (in Russian)☆13Dec 10, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RISC-V CPU Core☆419Jun 24, 2025Updated 9 months ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- Wireless USB Disk for Pendrive S3☆18Jul 11, 2024Updated last year
- Cross-platform STL-styled and STL-compatible library with implementing containers, ranges, iterators, type traits and other tools; actors…☆15Sep 24, 2025Updated 6 months ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆418Mar 22, 2026Updated last week
- ☆19Jul 2, 2020Updated 5 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago