syntacore / scr1-sdkLinks
open-source SDKs for the SCR1 core
☆74Updated 9 months ago
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- ☆90Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ☆69Updated last month
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- ☆116Updated last week
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago
- Arduino compatible Risc-V Based SOC☆155Updated last year
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year