open-source SDKs for the SCR1 core
☆81Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 8 months ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- A simple script to flash nRF51822 BLE IC using a 2$ ST-LINK V2 programmer☆18Jan 5, 2019Updated 7 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- ☆54Jan 9, 2026Updated 8 months ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆43May 3, 2026Updated 5 months ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- ☆15Dec 24, 2024Updated last year
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Updated this week
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Multi-Technology RAM with AHB3Lite interface☆27May 10, 2024Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- The 2nd place solution for WSDM Cup 2017: Vandalism Detection☆17Jan 10, 2020Updated 6 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cross-platform STL-styled and STL-compatible library with implementing containers, ranges, iterators, type traits and other tools; actors…☆15Updated this week
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 4 years ago
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 4 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- ☆19Jul 2, 2020Updated 6 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 3 years ago