syntacore / scr1-sdk
open-source SDKs for the SCR1 core
☆73Updated 4 months ago
Alternatives and similar repositories for scr1-sdk:
Users that are interested in scr1-sdk are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Syntacore first stage bootloader☆10Updated 3 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- ☆81Updated 2 weeks ago
- I2C controller core☆39Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- FuseSoC standard core library☆130Updated 2 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 2 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 5 years ago
- FPGA-based SDK projects for SCRx cores☆18Updated 3 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆35Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆102Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Control and Status Register map generator for HDL projects☆115Updated this week
- AHB3-Lite Interconnect☆87Updated 10 months ago
- Verilog UART☆148Updated 11 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- Verilog implementation of a RISC-V core☆113Updated 6 years ago
- RISC-V Verification Interface☆86Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Yet Another RISC-V Implementation☆91Updated 6 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago