open-source SDKs for the SCR1 core
☆81Nov 15, 2024Updated last year
Alternatives and similar repositories for scr1-sdk
Users that are interested in scr1-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 9 months ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 8 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 5 years ago
- Multi-Technology RAM with AHB3Lite interface☆27May 10, 2024Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated last month
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆98Jan 31, 2023Updated 3 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 6 years ago
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- ☆54Jan 9, 2026Updated 9 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.☆11Oct 20, 2015Updated 11 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Overview page for the RISC-V debug task group☆10Mar 23, 2017Updated 9 years ago
- 监控大V组合的调仓记录☆14Dec 4, 2015Updated 10 years ago
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 9 months ago
- RF power detector board design files☆20Oct 25, 2016Updated 10 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Oct 19, 2026Updated last week
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- SFP fibre-optical transciever simple breakout board. Works up to at least 1 Gbit/s.☆33Oct 20, 2025Updated last year