syntacore / fpga-sdk-prjLinks
FPGA-based SDK projects for SCRx cores
☆18Updated 3 years ago
Alternatives and similar repositories for fpga-sdk-prj
Users that are interested in fpga-sdk-prj are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆28Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- open-source SDKs for the SCR1 core☆73Updated 8 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated last year
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆19Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Small footprint and configurable JESD204B core☆45Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago
- ☆30Updated 8 years ago
- ☆18Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆16Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆26Updated last year
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆45Updated last year