stnolting / neo430
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆201Updated 3 years ago
Alternatives and similar repositories for neo430:
Users that are interested in neo430 are comparing it to the libraries listed below
- Documenting the Lattice ECP5 bit-stream format.☆408Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A simple RISC-V processor for use in FPGA designs.☆269Updated 6 months ago
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- An open source USB bootloader for FPGAs☆361Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆248Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆216Updated 2 years ago
- PCB for ULX3S FPGA R&D board☆386Updated last year
- Small footprint and configurable DRAM core☆395Updated 2 months ago
- VHDL synthesis (based on ghdl)☆326Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆171Updated 2 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- VHDL library 4 FPGAs☆174Updated this week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆234Updated 6 years ago
- Basic RISC-V CPU implementation in VHDL.☆166Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆258Updated last year
- Linux on LiteX-VexRiscv☆616Updated this week
- A 32-bit RISC-V soft processor☆309Updated 3 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- Library of VHDL components that are useful in larger designs.☆232Updated last year
- LiteX boards files☆394Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- A simple, basic, formally verified UART controller☆290Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆418Updated 5 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- ☆277Updated last year
- A utility for Composing FPGA designs from Peripherals☆171Updated 2 months ago