stnolting / neo430
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆200Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for neo430
- 32-bit RISC-V system on chip for iCE40 FPGAs☆301Updated last year
- Multi-platform nightly builds of open source FPGA tools☆291Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆214Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- Small footprint and configurable DRAM core☆382Updated last month
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- PCB for ULX3S FPGA R&D board☆378Updated last year
- A FPGA core for a simple SDRAM controller.☆116Updated 3 years ago
- An open source USB bootloader for FPGAs☆356Updated last year
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆230Updated 5 years ago
- ☆273Updated last year
- Example LED blinking project for your FPGA dev board of choice☆165Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆244Updated last year
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- VHDL library 4 FPGAs☆169Updated this week
- A 32-bit RISC-V soft processor☆305Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆402Updated 2 months ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆266Updated 7 months ago
- LiteX boards files☆379Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆404Updated last week
- List of FPGA Lattice boards using open tools☆310Updated 8 months ago
- Basic RISC-V CPU implementation in VHDL.☆161Updated 4 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆150Updated 7 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆496Updated this week
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆251Updated 9 months ago
- Linux on LiteX-VexRiscv☆589Updated 4 months ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago