stnolting / neo430Links
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆209Updated 4 years ago
Alternatives and similar repositories for neo430
Users that are interested in neo430 are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- PCB for ULX3S FPGA R&D board☆418Updated 9 months ago
- USB Serial on the TinyFPGA BX☆141Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 2 weeks ago
- A 32-bit RISC-V soft processor☆320Updated last week
- An open source USB bootloader for FPGAs☆392Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated this week
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆248Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆441Updated 3 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- CoreScore☆171Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆340Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆272Updated 2 weeks ago
- Logicbone ECP5 Development Board☆119Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- A tutorial for using nmigen☆313Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆415Updated 2 weeks ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆293Updated last year
- Basic ECP5 based GigE to SYZYGY interface.☆211Updated 2 years ago