stnolting / neo430
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆200Updated 3 years ago
Alternatives and similar repositories for neo430:
Users that are interested in neo430 are comparing it to the libraries listed below
- 32-bit RISC-V system on chip for iCE40 FPGAs☆303Updated last year
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆215Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆267Updated 6 months ago
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- An open source USB bootloader for FPGAs☆361Updated last year
- Small footprint and configurable DRAM core☆390Updated last month
- VHDL synthesis (based on ghdl)☆320Updated this week
- PCB for ULX3S FPGA R&D board☆381Updated last year
- VHDL library 4 FPGAs☆169Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆170Updated 2 months ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 10 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆247Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆318Updated last week
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- A 32-bit RISC-V soft processor☆309Updated this week
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated last month
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- Small footprint and configurable Ethernet core☆223Updated last week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆234Updated 6 years ago
- A simple, basic, formally verified UART controller☆288Updated last year
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆145Updated 8 years ago
- FuseSoC standard core library☆126Updated 3 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- LiteX boards files☆388Updated this week
- A Video display simulator☆161Updated 7 months ago
- Library of VHDL components that are useful in larger designs.☆231Updated last year
- Verilog implementation of a RISC-V core☆108Updated 6 years ago