stnolting / neo430Links
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆203Updated 3 years ago
Alternatives and similar repositories for neo430
Users that are interested in neo430 are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆297Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- An open source USB bootloader for FPGAs☆366Updated last year
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆420Updated 2 months ago
- PCB for ULX3S FPGA R&D board☆399Updated 2 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆252Updated last year
- VHDL library 4 FPGAs☆179Updated this week
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- An Open Source configuration of the Arty platform☆130Updated last year
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆330Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- A 32-bit RISC-V soft processor☆311Updated 4 months ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 8 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆239Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- ☆280Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Small footprint and configurable DRAM core☆424Updated last week
- Small footprint and configurable Ethernet core☆252Updated last month
- CoreScore☆157Updated 5 months ago
- FPGA 101 lessons/labs☆387Updated last year
- A tutorial for using nmigen☆311Updated 4 years ago
- A simple, basic, formally verified UART controller☆306Updated last year
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago