stnolting / neo430
A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
☆201Updated 3 years ago
Alternatives and similar repositories for neo430:
Users that are interested in neo430 are comparing it to the libraries listed below
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- An open source USB bootloader for FPGAs☆360Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆270Updated 8 months ago
- Documenting the Lattice ECP5 bit-stream format.☆411Updated last week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- PCB for ULX3S FPGA R&D board☆389Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆249Updated last year
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆235Updated 6 years ago
- VHDL synthesis (based on ghdl)☆333Updated this week
- VHDL library 4 FPGAs☆176Updated this week
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆176Updated 3 months ago
- A 32-bit RISC-V soft processor☆310Updated 2 months ago
- A simple, basic, formally verified UART controller☆298Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆263Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- Example LED blinking project for your FPGA dev board of choice☆174Updated last month
- Small footprint and configurable DRAM core☆403Updated 3 months ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆324Updated last month
- Basic RISC-V CPU implementation in VHDL.☆166Updated 4 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆144Updated 8 years ago
- Small footprint and configurable Ethernet core☆234Updated last month
- An Open Source configuration of the Arty platform☆129Updated last year
- ☆277Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆175Updated 2 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago