A simple RISC-V processor for use in FPGA designs.
☆286Aug 19, 2024Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419May 2, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,055Updated this week
- VHDL related news.☆27May 2, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆126Oct 13, 2020Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆174Sep 13, 2020Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52May 2, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆33Apr 30, 2023Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆20May 8, 2012Updated 14 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆1,031Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 5 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆246Aug 12, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆195Apr 30, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆717Apr 25, 2026Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 8 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated this week