skordal / potato
A simple RISC-V processor for use in FPGA designs.
☆263Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for potato
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated last week
- RISC-V CPU Core☆287Updated 5 months ago
- Bus bridges and other odds and ends☆485Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆386Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆287Updated 2 months ago
- Common SystemVerilog components☆513Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆258Updated 4 years ago
- SystemVerilog to Verilog conversion☆557Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆265Updated 7 months ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆299Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆268Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆160Updated 4 years ago
- Small footprint and configurable DRAM core☆381Updated last month
- ☆214Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆369Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆959Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- An abstraction library for interfacing EDA tools☆637Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆309Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆403Updated this week
- VeeR EH1 core☆818Updated last year
- VeeR EL2 Core☆252Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆403Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆225Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆398Updated last month