skordal / potatoView external linksLinks
A simple RISC-V processor for use in FPGA designs.
☆283Aug 19, 2024Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 7 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- VHDL related news.☆27Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Feb 9, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 6 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆172Sep 13, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A tiny Open POWER ISA softcore written in VHDL 2008☆710Feb 4, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- VHDL library 4 FPGAs☆185Updated this week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Flexible VHDL library☆193Jun 28, 2023Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year