skordal / potatoLinks
A simple RISC-V processor for use in FPGA designs.
☆283Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆318Updated last year
- Small footprint and configurable DRAM core☆460Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- RISC-V CPU Core☆397Updated 5 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆599Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆678Updated 4 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆455Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆279Updated last year
- Bus bridges and other odds and ends☆610Updated 8 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆567Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆449Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆332Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆288Updated 3 weeks ago
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- A 32-bit RISC-V soft processor☆319Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆158Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆413Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆329Updated 3 years ago
- Verilog implementation of a RISC-V core☆132Updated 7 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆417Updated last week
- CORE-V Family of RISC-V Cores☆310Updated 10 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆312Updated 2 years ago
- VHDL synthesis (based on ghdl)☆353Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- VeeR EL2 Core☆306Updated this week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆124Updated 5 years ago
- ☆250Updated 2 years ago