skordal / potato

Related projects ⓘ

Alternatives and complementary repositories for potato

• RoaLogic / RV12
  RISC-V CPU Core
  ☆288Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆624Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆259Updated 4 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 2 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆390Updated 3 weeks ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆161Updated 4 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆215Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆404Updated last week
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆310Updated 2 years ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆251Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated last week
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆102Updated 6 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆497Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆173Updated 2 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆588Updated 4 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆216Updated 2 weeks ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆301Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆551Updated 3 years ago