skordal / potatoLinks
A simple RISC-V processor for use in FPGA designs.
☆281Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆312Updated last year
- RISC-V CPU Core☆392Updated 4 months ago
- Small footprint and configurable DRAM core☆450Updated 3 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 3 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated this week
- Bus bridges and other odds and ends☆602Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆561Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆278Updated 3 weeks ago
- Verilog implementation of a RISC-V core☆128Updated 7 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆451Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆595Updated 3 months ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- CORE-V Family of RISC-V Cores☆304Updated 9 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆328Updated 3 years ago
- VeeR EL2 Core☆303Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆411Updated last month
- Linux on LiteX-VexRiscv☆667Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆156Updated 7 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆539Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- ☆247Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago