skordal / potato
A simple RISC-V processor for use in FPGA designs.
☆268Updated 6 months ago
Alternatives and similar repositories for potato:
Users that are interested in potato are comparing it to the libraries listed below
- RISC-V CPU Core☆313Updated 8 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆644Updated 3 months ago
- A simple, basic, formally verified UART controller☆290Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆245Updated 3 months ago
- Bus bridges and other odds and ends☆522Updated 3 weeks ago
- Common SystemVerilog components☆578Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆401Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆307Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆318Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- ☆226Updated 2 years ago
- VeeR EL2 Core☆265Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆456Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆595Updated last week
- Small footprint and configurable DRAM core☆393Updated last month
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆388Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆417Updated 5 months ago
- CORE-V Family of RISC-V Cores☆234Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 3 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆571Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,019Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆615Updated 7 months ago
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆244Updated last month
- A huge VHDL library for FPGA development☆372Updated last week