skordal / potatoLinks
A simple RISC-V processor for use in FPGA designs.
☆279Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆309Updated last year
- RISC-V CPU Core☆375Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Small footprint and configurable DRAM core☆434Updated 2 months ago
- Bus bridges and other odds and ends☆587Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 months ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- CORE-V Family of RISC-V Cores☆293Updated 7 months ago
- VeeR EL2 Core☆297Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆406Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆553Updated 3 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆588Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- A 32-bit RISC-V soft processor☆314Updated last month
- ☆244Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆179Updated 5 months ago
- Linux on LiteX-VexRiscv☆654Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 10 months ago
- A Video display simulator☆173Updated 3 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆373Updated last year
- A simple RISC V core for teaching☆193Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆517Updated 2 years ago