skordal / potato
A simple RISC-V processor for use in FPGA designs.
☆269Updated 7 months ago
Alternatives and similar repositories for potato:
Users that are interested in potato are comparing it to the libraries listed below
- RISC-V CPU Core☆318Updated 9 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆648Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Bus bridges and other odds and ends☆531Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆309Updated 3 months ago
- A simple, basic, formally verified UART controller☆296Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆321Updated 3 years ago
- Small footprint and configurable DRAM core☆402Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated 2 weeks ago
- Common SystemVerilog components☆595Updated 2 weeks ago
- VeeR EL2 Core☆269Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆394Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆365Updated last year
- Verilog implementation of a RISC-V core☆113Updated 6 years ago
- An abstraction library for interfacing EDA tools☆671Updated last week
- SystemVerilog to Verilog conversion☆610Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆155Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆329Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆150Updated 7 years ago
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- ☆231Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆436Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A huge VHDL library for FPGA development☆382Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆525Updated this week
- Linux on LiteX-VexRiscv☆622Updated last week