A simple RISC-V processor for use in FPGA designs.
☆286Aug 19, 2024Updated last year
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Apr 10, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,038Updated this week
- VHDL related news.☆27Apr 12, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 8 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆173Sep 13, 2020Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Apr 12, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆33Apr 30, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆20May 8, 2012Updated 13 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆425Apr 8, 2026Updated last week
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆246Aug 12, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆194Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆715Mar 12, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Streaming based VHDL parser.☆85Jul 15, 2024Updated last year