skordal / potatoLinks
A simple RISC-V processor for use in FPGA designs.
☆277Updated 10 months ago
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆306Updated last year
- RISC-V CPU Core☆351Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- Small footprint and configurable DRAM core☆424Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆581Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Bus bridges and other odds and ends☆572Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated 2 months ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆429Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- A 32-bit RISC-V soft processor☆311Updated 4 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated 3 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆277Updated 5 years ago
- A simple RISC V core for teaching☆192Updated 3 years ago
- ☆239Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆391Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆648Updated last week