A simple RISC-V processor for use in FPGA designs.
☆288Aug 19, 2024Updated 2 years ago
Alternatives and similar repositories for potato
Users that are interested in potato are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,255Updated this week
- VHDL related news.☆27Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,243Aug 31, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated 2 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,285Aug 26, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆128Oct 13, 2020Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆177Sep 13, 2020Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- 32-bit Superscalar RISC-V CPU☆1,301Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- ☆33Jul 15, 2026Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- ☆247Aug 12, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆725Aug 12, 2026Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆590Jun 6, 2026Updated 3 months ago
- VHDL library 4 FPGAs☆186Updated this week