stnolting / neorv32-verilog
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
☆75Updated this week
Alternatives and similar repositories for neorv32-verilog:
Users that are interested in neorv32-verilog are comparing it to the libraries listed below
- RISC-V Nox core☆62Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆37Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆82Updated last year
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- ☆59Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- The multi-core cluster of a PULP system.☆80Updated this week
- SpinalHDL Hardware Math Library☆85Updated 8 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆61Updated this week
- Naive Educational RISC V processor☆79Updated 5 months ago
- FuseSoC standard core library☆127Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆69Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆59Updated 3 months ago
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- RISC-V Verification Interface☆85Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆99Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆143Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆60Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- Verilog wishbone components☆113Updated last year
- ☆77Updated last year