stnolting / neorv32-verilogLinks
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
☆99Updated this week
Alternatives and similar repositories for neorv32-verilog
Users that are interested in neorv32-verilog are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- SpinalHDL Hardware Math Library☆93Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- RISC-V Nox core☆68Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated 3 weeks ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆184Updated last week
- ☆137Updated 10 months ago
- Verilog UART☆183Updated 12 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month