stnolting / neorv32-verilogLinks
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
☆94Updated this week
Alternatives and similar repositories for neorv32-verilog
Users that are interested in neorv32-verilog are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated this week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- FuseSoC standard core library☆146Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆106Updated 3 months ago
- RISC-V Nox core☆68Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆47Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- ☆135Updated 8 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated last week
- Arduino compatible Risc-V Based SOC☆155Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- SpinalHDL Hardware Math Library☆89Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- Fabric generator and CAD tools.☆193Updated this week
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆99Updated 2 months ago