♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
☆101Dec 3, 2025Updated 4 months ago
Alternatives and similar repositories for neorv32-verilog
Users that are interested in neorv32-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆90Apr 6, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,038Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆194Apr 12, 2026Updated last week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 10, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆204Apr 8, 2026Updated last week
- ☆18Aug 21, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆365Mar 15, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆188Mar 10, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated last month
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- VeeR EL2 Core☆332Mar 12, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆544Nov 26, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆328Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- The Ultra-Low Power RISC-V Core☆1,806Aug 6, 2025Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆518Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆216Apr 3, 2026Updated 2 weeks ago
- LiteX-based gateware for LimeSDR boards.☆20Apr 10, 2026Updated last week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- FuseSoC standard core library☆161Mar 11, 2026Updated last month