stnolting / neorv32-verilogView external linksLinks
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
☆101Dec 3, 2025Updated 2 months ago
Alternatives and similar repositories for neorv32-verilog
Users that are interested in neorv32-verilog are comparing it to the libraries listed below
Sorting:
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,983Updated this week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated 11 months ago
- ☆17Aug 21, 2023Updated 2 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆354Oct 18, 2025Updated 3 months ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,014Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated 2 weeks ago
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,184May 26, 2025Updated 8 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- A Python-based HDL and framework for silicon-based witchcraft☆30Jan 31, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- ☆17Jul 12, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- ☆23Jul 18, 2016Updated 9 years ago
- Gate array reverse engineering☆29Dec 28, 2025Updated last month
- 64-bit multicore Linux-capable RISC-V processor☆105Apr 28, 2025Updated 9 months ago