stnolting / neorv32-setups
π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
β62Updated this week
Related projects β
Alternatives and complementary repositories for neorv32-setups
- Spen's Official OpenOCD Mirrorβ47Updated 8 months ago
- Naive Educational RISC V processorβ71Updated 3 weeks ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chilβ¦β44Updated last week
- β43Updated last year
- β97Updated last year
- β»οΈ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.β62Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designsβ156Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β47Updated this week
- Nitro USB FPGA coreβ83Updated 8 months ago
- Demo projects for various Kintex FPGA boardsβ46Updated 5 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus masterβ87Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAsβ85Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAsβ60Updated last month
- Open-source high performance AXI4-based HyperRAM memory controllerβ57Updated 2 years ago
- assorted library of utility cores for amaranth HDLβ81Updated last month
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODsβ98Updated 3 years ago
- Board definitions for Amaranth HDLβ107Updated 3 weeks ago
- Wishbone interconnect utilitiesβ36Updated 5 months ago
- USB Serial on the TinyFPGA BXβ132Updated 3 years ago
- System on Chip toolkit for Amaranth HDLβ84Updated 3 weeks ago
- Bitstream relocation and manipulation tool.β39Updated last year
- CoreScoreβ135Updated 2 months ago
- RISC-V Nox coreβ61Updated 3 months ago
- Generate Zynq configurations without using the vendor GUIβ30Updated last year
- FuseSoC standard core libraryβ112Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.β71Updated 2 years ago
- SoftCPU/SoC engine-Vβ54Updated last year
- FPGA USB stack written in LiteXβ125Updated 2 years ago
- FPGA Logic Analyzer and GUIβ87Updated last year
- A wishbone controlled scope for FPGA'sβ72Updated 9 months ago