stnolting / neorv32-setups
π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
β70Updated this week
Alternatives and similar repositories for neorv32-setups:
Users that are interested in neorv32-setups are comparing it to the libraries listed below
- β»οΈ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.β75Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.β80Updated last week
- FuseSoC standard core libraryβ128Updated last month
- Spen's Official OpenOCD Mirrorβ48Updated last week
- Naive Educational RISC V processorβ79Updated 5 months ago
- SoC based on VexRiscv and ICE40 UP5Kβ153Updated 11 months ago
- β87Updated last year
- RISC-V Nox coreβ62Updated 7 months ago
- Python script to transform a VCD file to wavedrom formatβ75Updated 2 years ago
- CoreScoreβ143Updated last month
- Bitstream relocation and manipulation tool.β43Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>β¦β60Updated this week
- π JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.β26Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β50Updated 2 months ago
- Wishbone interconnect utilitiesβ39Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus masterβ93Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.β89Updated 6 months ago
- Open-source high performance AXI4-based HyperRAM memory controllerβ69Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDLβ98Updated 7 months ago
- User-friendly explanation of Yosys optionsβ112Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAβ137Updated 2 years ago
- Board definitions for Amaranth HDLβ110Updated last month
- Basic USB 1.1 Host Controller for small FPGAsβ88Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulatorβ65Updated 6 months ago
- β129Updated 3 months ago
- Verilog wishbone componentsβ113Updated last year
- Project X-Ray Database: XC7 Seriesβ66Updated 3 years ago
- Extensible FPGA control platformβ59Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V proβ¦β40Updated last month
- Experimental flows using nextpnr for Xilinx devicesβ228Updated 5 months ago