stnolting / neorv32-setupsView external linksLinks
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
☆88Updated this week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Feb 9, 2026Updated last week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆11Apr 12, 2021Updated 4 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆12Updated this week
- ulx3s ghdl examples☆15Mar 6, 2021Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- VHDL related news.☆27Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- 👇 Add capacitive touch buttons to any FPGA!☆102Mar 4, 2022Updated 3 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- Building and deploying container images for open source electronic design automation (EDA)☆120Oct 3, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 4 years ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 9, 2026Updated last week
- GSI Timing Gateware and Tools☆14Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Dec 11, 2025Updated 2 months ago