stnolting / neorv32-setupsLinks
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
☆78Updated last week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- CoreScore☆159Updated 6 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Arduino compatible Risc-V Based SOC☆154Updated last year
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- ☆110Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- RISC-V Nox core☆66Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- ☆98Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆134Updated 7 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Raptor end-to-end FPGA Compiler and GUI☆82Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago