π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
β89Mar 23, 2026Updated last week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- β»οΈ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.β101Dec 3, 2025Updated 3 months ago
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β2,015Updated this week
- Virtual development board for HDL designβ42Mar 31, 2023Updated 2 years ago
- πΎ FreeRTOS port for the NEORV32 RISC-V Processor.β13Mar 23, 2026Updated last week
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOCβ10Apr 12, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ulx3s ghdl examplesβ15Mar 6, 2021Updated 5 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.β16Apr 10, 2025Updated 11 months ago
- VHDLproc is a VHDL preprocessorβ24May 12, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA toolsβ12Sep 26, 2020Updated 5 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industryβ12Jul 6, 2023Updated 2 years ago
- VHDL related news.β27Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsβ47Feb 12, 2026Updated last month
- Specification of the Wishbone SoC Interconnect Architectureβ52Jun 5, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40Pβ156Oct 31, 2024Updated last year
- DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 featuresβ32Jan 30, 2025Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.β26Sep 16, 2025Updated 6 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systemsβ12Mar 12, 2026Updated 2 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- π Add capacitive touch buttons to any FPGA!β102Mar 4, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.β13Sep 22, 2025Updated 6 months ago
- The multi-core cluster of a PULP system.β113Mar 12, 2026Updated 2 weeks ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDLβ51Mar 22, 2026Updated last week
- A VHDL Core Library.β18Mar 29, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Interface definitions for VHDL-2019.β34Mar 1, 2026Updated 3 weeks ago
- Standard and Curated cores, tested and working.β11Dec 29, 2022Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)β121Oct 3, 2024Updated last year
- cryptography ip-cores in vhdl / verilogβ41Feb 20, 2021Updated 5 years ago
- βοΈ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.β39Feb 22, 2026Updated last month
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.β14Feb 24, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architectureβ17Nov 16, 2023Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Dataβ32Mar 7, 2026Updated 3 weeks ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.β84Feb 8, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling on Cloudways β’ AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Generator for VHDL regular expression matchersβ15Jan 11, 2021Updated 5 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nanoβ13Apr 15, 2019Updated 6 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40Pβ264Nov 6, 2024Updated last year
- PNG encoder, implemented in VHDLβ23Mar 30, 2024Updated 2 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentationβ24Mar 1, 2024Updated 2 years ago
- Ada-language frameworkβ50Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2β338Dec 11, 2024Updated last year