stnolting / neorv32-setupsLinks
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
☆79Updated last week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated last week
- FuseSoC standard core library☆143Updated 3 weeks ago
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆79Updated last year
- RISC-V Nox core☆64Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆172Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆83Updated 6 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- SystemVerilog frontend for Yosys☆128Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated last month
- Control and Status Register map generator for HDL projects☆116Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆105Updated 11 months ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- A pipelined RISC-V processor☆57Updated last year
- CoreScore☆156Updated 4 months ago
- ☆69Updated 3 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago