stnolting / neorv32-setupsLinks
ð NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
â83Updated this week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- âŧïļ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.â99Updated this week
- FuseSoC standard core libraryâ147Updated 5 months ago
- Spen's Official OpenOCD Mirrorâ50Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.â107Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.â121Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>âĶâ79Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designsâ181Updated last year
- Wishbone interconnect utilitiesâ42Updated 8 months ago
- Naive Educational RISC V processorâ90Updated 2 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDLâ110Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the âĶâ55Updated last month
- Flip flop setup, hold & metastability explorer toolâ51Updated 2 years ago
- CoreScoreâ164Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7â91Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAsâ95Updated 5 years ago
- Python script to transform a VCD file to wavedrom formatâ81Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5Kâ158Updated 7 months ago
- Demo projects for various Kintex FPGA boardsâ62Updated 5 months ago
- Generate Zynq configurations without using the vendor GUIâ30Updated 2 years ago
- System on Chip toolkit for Amaranth HDLâ95Updated last year
- RISC-V Nox coreâ68Updated 3 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAâ142Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 Ξm BiCMOS processâ61Updated last month
- Open-source high performance AXI4-based HyperRAM memory controllerâ79Updated 3 years ago
- Bitstream relocation and manipulation tool.â47Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choiceâ185Updated 2 weeks ago
- â137Updated 10 months ago
- Verilog wishbone componentsâ119Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilogâ69Updated 3 years ago
- â70Updated last year