stnolting / neorv32-setupsLinks
ð NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
â83Updated last week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- âŧïļ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.â95Updated last week
- Spen's Official OpenOCD Mirrorâ50Updated 6 months ago
- FuseSoC standard core libraryâ147Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designsâ180Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.â121Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.â106Updated last month
- SoC based on VexRiscv and ICE40 UP5Kâ160Updated 6 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDLâ109Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>âĶâ73Updated last month
- Naive Educational RISC V processorâ88Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choiceâ185Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 Ξm BiCMOS processâ57Updated 3 weeks ago
- CoreScoreâ163Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7â90Updated 3 months ago
- VHDL library 4 FPGAsâ181Updated this week
- â114Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the âĶâ54Updated last week
- â137Updated 9 months ago
- Open-source high performance AXI4-based HyperRAM memory controllerâ79Updated 3 years ago
- Arduino compatible Risc-V Based SOCâ156Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAâ142Updated 2 years ago
- Wishbone interconnect utilitiesâ41Updated 7 months ago
- Flip flop setup, hold & metastability explorer toolâ50Updated 2 years ago
- Demo projects for various Kintex FPGA boardsâ62Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus masterâ94Updated 5 years ago
- Python script to transform a VCD file to wavedrom formatâ80Updated 3 years ago
- Nitro USB FPGA coreâ87Updated last year
- Basic USB 1.1 Host Controller for small FPGAsâ95Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devicesâ49Updated 4 months ago
- RISC-V Nox coreâ68Updated 2 months ago