stnolting / neorv32-setupsLinks
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
☆76Updated last week
Alternatives and similar repositories for neorv32-setups
Users that are interested in neorv32-setups are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆169Updated last year
- FuseSoC standard core library☆139Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Naive Educational RISC V processor☆83Updated 7 months ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆62Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- RISC-V Nox core☆62Updated 2 months ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated this week
- ☆93Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆237Updated 7 months ago
- Raptor end-to-end FPGA Compiler and GUI☆78Updated 5 months ago