VHDL compiler and simulator
☆872Aug 11, 2026Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL 2008/93/87 simulator☆2,860Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Jul 30, 2026Updated 2 weeks ago
- A fast VHDL language server and analysis library written in Rust☆501Updated this week
- Style guide enforcement for VHDL☆249Jul 24, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆457Apr 22, 2026Updated 3 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Jul 29, 2026Updated 2 weeks ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- A JSON library implemented in VHDL.☆85Jul 13, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- Yosys Open SYnthesis Suite☆4,663Updated this week
- VHDL related news.☆27Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆693Jul 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,232Updated this week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆90Jul 14, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- Open Logic FPGA Standard Library☆997Jul 31, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- An abstract language model of VHDL written in Python.☆65Aug 4, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆226Jun 21, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆86Jul 30, 2026Updated 2 weeks ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week