VHDL compiler and simulator
☆900Oct 26, 2026Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL 2008/93/87 simulator☆2,917Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Oct 24, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- Streaming based VHDL parser.☆86Updated this week
- Flexible VHDL library☆200Jun 28, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- An abstract language model of VHDL written in Python.☆66Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Open Logic FPGA Standard Library☆1,032Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- VHDL related news.☆27Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Language server based on ghdl☆105Aug 1, 2026Updated 3 months ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Playing around with Formal Verification of Verilog and VHDL☆68Feb 22, 2021Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago