nickg / nvcLinks
VHDL compiler and simulator
☆721Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below
Sorting:
- VUnit is a unit testing framework for VHDL/SystemVerilog☆784Updated 2 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆584Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆816Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,483Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆463Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆245Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,295Updated last month
- An abstraction library for interfacing EDA tools☆705Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated this week
- ☆416Updated last month
- SystemVerilog to Verilog conversion☆653Updated last month
- RISC-V Formal Verification Framework☆605Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆809Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,084Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆667Updated last week
- FOSS Flow For FPGA☆399Updated 6 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- SystemVerilog compiler and language services☆800Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆676Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week
- SERV - The SErial RISC-V CPU☆1,617Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆628Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- A small, light weight, RISC CPU soft core☆1,438Updated 5 months ago