Alternatives and similar repositories for nvc

Users that are interested in nvc are comparing it to the libraries listed below

• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆781Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,307Updated 3 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆808Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆336Updated last month
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆581Updated 4 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆402Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,468Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆668Updated 2 weeks ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,078Updated last month
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆420Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆699Updated 3 weeks ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆798Updated 2 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆662Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆243Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆394Updated 6 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,288Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆645Updated 2 weeks ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,093Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,423Updated 5 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,611Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆461Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆546Updated 3 weeks ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆549Updated 3 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆277Updated 10 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,041Updated 5 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆603Updated 3 years ago
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆709Updated last year
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆422Updated 5 years ago
• VHDL-LS / rust_hdl
  ☆412Updated last week