VHDL compiler and simulator
☆778Feb 25, 2026Updated last week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below
Sorting:
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Feb 24, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated last week
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Flexible VHDL library☆194Jun 28, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL related news.☆27Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆770Jan 25, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago