VHDL compiler and simulator
☆882Sep 19, 2026Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL 2008/93/87 simulator☆2,895Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Sep 11, 2026Updated last week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week
- A fast VHDL language server and analysis library written in Rust☆512Updated this week
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 5 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆370Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- Flexible VHDL library☆199Jun 28, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆55Updated this week
- Yosys Open SYnthesis Suite☆4,764Updated this week
- VHDL related news.☆27Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆93Jul 14, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,273Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,513Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Updated this week
- Open Logic FPGA Standard Library☆1,012Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Playing around with Formal Verification of Verilog and VHDL☆66Feb 22, 2021Updated 5 years ago
- An abstract language model of VHDL written in Python.☆66Sep 2, 2026Updated 2 weeks ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- draws an SVG schematic from a JSON netlist☆828Jan 25, 2024Updated 2 years ago