VHDL compiler and simulator
☆878Aug 29, 2026Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL 2008/93/87 simulator☆2,872Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week
- A fast VHDL language server and analysis library written in Rust☆505Updated this week
- Style guide enforcement for VHDL☆253Jul 24, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆462Apr 22, 2026Updated 4 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Jul 29, 2026Updated last month
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆367Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- Yosys Open SYnthesis Suite☆4,727Updated this week
- VHDL related news.☆27Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,247Updated this week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆90Jul 14, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated last month
- Open Logic FPGA Standard Library☆1,009Aug 25, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- An abstract language model of VHDL written in Python.☆65Aug 25, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆87Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week