nickg / nvcLinks
VHDL compiler and simulator
☆705Updated this week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below
Sorting:
- VUnit is a unit testing framework for VHDL/SystemVerilog☆778Updated last month
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆335Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆639Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆242Updated this week
- Hardware Description Languages☆1,038Updated 4 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week
- FOSS Flow For FPGA☆389Updated 5 months ago
- A Python toolbox for building complex digital hardware☆1,278Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆789Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated this week
- SystemVerilog compiler and language services☆770Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆659Updated this week
- An abstraction library for interfacing EDA tools☆696Updated this week
- ☆410Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆625Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,069Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated this week
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- cocotb: Python-based chip (RTL) verification☆2,009Updated this week
- RISC-V Formal Verification Framework☆602Updated 3 years ago