VHDL compiler and simulator
☆785Mar 17, 2026Updated last week
Alternatives and similar repositories for nvc
Users that are interested in nvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL 2008/93/87 simulator☆2,771Mar 16, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆254Updated this week
- A fast VHDL language server and analysis library written in Rust☆464Feb 22, 2026Updated last month
- Style guide enforcement for VHDL☆235Feb 5, 2026Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Mar 9, 2026Updated 2 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated 11 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- VHDL related news.☆27Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- An abstract language model of VHDL written in Python.☆63Jan 28, 2026Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆77Updated this week
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago