slaclab / surfLinks
A huge VHDL library for FPGA and digital ASIC development
☆401Updated this week
Alternatives and similar repositories for surf
Users that are interested in surf are comparing it to the libraries listed below
Sorting:
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆182Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆408Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆249Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆593Updated 2 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Flexible VHDL library☆189Updated 2 years ago
- Style guide enforcement for VHDL☆224Updated 2 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- AXI interface modules for Cocotb☆288Updated 3 weeks ago
- Control and Status Register map generator for HDL projects☆127Updated 4 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆648Updated last week
- An abstraction library for interfacing EDA tools☆715Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- Code generation tool for control and status registers☆423Updated 3 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- The UVM written in Python☆455Updated this week
- Opensource DDR3 Controller☆384Updated 3 months ago
- lowRISC Style Guides☆457Updated 3 months ago
- Common SystemVerilog components☆660Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- Open Logic FPGA Standard Library☆788Updated last week
- FOSS Flow For FPGA☆407Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- A git-friendly Vivado wrapper☆237Updated last year