A huge VHDL library for FPGA and digital ASIC development
☆450Mar 13, 2026Updated last week
Alternatives and similar repositories for surf
Users that are interested in surf are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- FPGA and Digital ASIC Build System☆81Mar 5, 2026Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Mar 9, 2026Updated last week
- Flexible VHDL library☆194Jun 28, 2023Updated 2 years ago
- Open Logic FPGA Standard Library☆899Mar 10, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆200Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆254Updated this week
- Style guide enforcement for VHDL☆235Feb 5, 2026Updated last month
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆49Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- VHDL related news.☆27Updated this week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- VHDL compiler and simulator☆785Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated this week
- HDL libraries and projects☆1,878Updated this week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- A curated list of awesome resources for HDL design and verification☆170Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Network Development Kit (NDK) for FPGA cards with example application☆91Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆702Dec 14, 2025Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week