slaclab / surfLinks
A huge VHDL library for FPGA and digital ASIC development
☆403Updated last week
Alternatives and similar repositories for surf
Users that are interested in surf are comparing it to the libraries listed below
Sorting:
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆183Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆250Updated 3 weeks ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Style guide enforcement for VHDL☆225Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- Flexible VHDL library☆189Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- A git-friendly Vivado wrapper☆239Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- AXI interface modules for Cocotb☆293Updated 3 weeks ago
- Code generation tool for control and status registers☆427Updated last month
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆653Updated last month
- Verilog digital signal processing components☆157Updated 2 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- A simple, basic, formally verified UART controller☆311Updated last year
- ☆352Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- The UVM written in Python☆468Updated this week
- lowRISC Style Guides☆461Updated 4 months ago
- Opensource DDR3 Controller☆389Updated 4 months ago