A huge VHDL library for FPGA and digital ASIC development
☆449Updated this week
Alternatives and similar repositories for surf
Users that are interested in surf are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- FPGA and Digital ASIC Build System☆81Feb 9, 2026Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- Open Logic FPGA Standard Library☆880Updated this week
- Flexible VHDL library☆193Jun 28, 2023Updated 2 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Feb 3, 2026Updated 3 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Updated this week
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆48Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 22, 2026Updated last week
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- VHDL compiler and simulator☆778Updated this week
- HDL libraries and projects☆1,861Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- VHDL library 4 FPGAs☆185Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- An Open-source FPGA IP Generator☆1,051Feb 22, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Universal utility for programming FPGA☆1,554Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- A curated list of awesome resources for HDL design and verification☆169Feb 20, 2026Updated last week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago