A huge VHDL library for FPGA and digital ASIC development
☆461May 16, 2026Updated this week
Alternatives and similar repositories for surf
Users that are interested in surf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 7 months ago
- FPGA and Digital ASIC Build System☆83May 10, 2026Updated last week
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated 3 weeks ago
- Open Logic FPGA Standard Library☆925Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆66Nov 7, 2025Updated 6 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆206Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆258May 1, 2026Updated 2 weeks ago
- Style guide enforcement for VHDL☆238Apr 30, 2026Updated 3 weeks ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆50May 14, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826Updated this week
- VHDL related news.☆27Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- VHDL compiler and simulator☆817Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- VHDL library 4 FPGAs☆186Updated this week
- HDL libraries and projects☆1,919May 13, 2026Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆173Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆84Feb 8, 2020Updated 6 years ago
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆93Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆712Dec 14, 2025Updated 5 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,061May 14, 2026Updated last week