Alternatives and similar repositories for myhdl

Users that are interested in myhdl are comparing it to the libraries listed below

• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,310Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,353Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆793Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,125Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,347Updated last year
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,536Updated last week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆595Updated 3 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆750Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆754Updated last year
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,101Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆830Updated 4 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,468Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆720Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,158Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,071Updated 3 months ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆679Updated 3 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,099Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆673Updated 3 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆983Updated last year
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,011Updated this week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆830Updated 5 years ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,208Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,864Updated 3 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆410Updated last month
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,098Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,664Updated 2 weeks ago
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆737Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆863Updated 3 weeks ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆530Updated 2 years ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆432Updated 2 months ago