The MyHDL development repository
☆1,117Apr 10, 2025Updated last year
Alternatives and similar repositories for myhdl
Users that are interested in myhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,366May 4, 2026Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆299May 2, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Icarus Verilog☆3,434May 4, 2026Updated last week
- Scala based HDL☆1,979Apr 30, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,656Updated this week
- Yosys Open SYnthesis Suite☆4,433Updated this week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- A modern hardware definition language and toolchain based on Python☆2,007Apr 28, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆92Jul 7, 2021Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- Hardware Description Languages☆1,143Apr 6, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826Apr 22, 2026Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,805Apr 22, 2026Updated 2 weeks ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- Digital timing diagram rendering engine☆3,395Apr 3, 2026Updated last month
- VHDL compiler and simulator☆810May 4, 2026Updated last week
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,587May 4, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Build your hardware, easily!☆3,879Updated this week
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,412May 8, 2024Updated 2 years ago
- GPGPU microprocessor architecture☆2,189Nov 8, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆662Updated this week
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 5 months ago