Alternatives and similar repositories for myhdl

Users that are interested in myhdl are comparing it to the libraries listed below

• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,319Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,376Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,185Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆804Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆761Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,377Updated last year
• nickg / nvc
  VHDL compiler and simulator
  ☆759Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,574Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,117Updated 3 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,489Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,179Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆731Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆841Updated 6 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆994Updated last year
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆679Updated 3 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,113Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,085Updated 5 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆419Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,947Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,711Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆975Updated 2 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆553Updated 2 years ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,863Updated 3 weeks ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆878Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,281Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆438Updated 4 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆672Updated 2 weeks ago