The MyHDL development repository
☆1,127Apr 10, 2025Updated last year
Alternatives and similar repositories for myhdl
Users that are interested in myhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Updated this week
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆303Aug 13, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆465Jul 2, 2026Updated last month
- Icarus Verilog☆3,611Aug 23, 2026Updated last week
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,764Updated this week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 5 months ago
- Yosys Open SYnthesis Suite☆4,715Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆2,074Updated this week
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆92Jul 7, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,870Updated this week
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 7 months ago
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- Digital timing diagram rendering engine☆3,476Jul 8, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- VHDL compiler and simulator☆878Updated this week
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,885Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Build your hardware, easily!☆4,064Updated this week
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- GPGPU microprocessor architecture☆2,219Nov 8, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,577Aug 19, 2026Updated last week