Alternatives and similar repositories for myhdl:

Users that are interested in myhdl are comparing it to the libraries listed below

• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,265Updated 2 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,271Updated 11 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated 2 weeks ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆700Updated 10 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,416Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,047Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆683Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,674Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,074Updated this week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆669Updated 3 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,512Updated 2 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆577Updated 4 years ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆947Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,766Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,015Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆974Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆527Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆681Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,729Updated 2 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆754Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆740Updated 7 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆795Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆394Updated this week