Multi-platform nightly builds of open source digital design and verification tools
☆1,571Jul 7, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,566Updated this week
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,668Jul 2, 2026Updated last week
- Build your hardware, easily!☆3,978Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A modern hardware definition language and toolchain based on Python☆2,042May 25, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆527Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,733Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆673Jun 26, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆776Jul 2, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,886Jun 22, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,860Mar 25, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆990Jun 18, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,581Nov 18, 2025Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,431Jul 2, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- Modular hardware build system☆1,176Updated this week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,175Feb 26, 2026Updated 4 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,425Jun 18, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆781Jan 28, 2026Updated 5 months ago
- Icarus Verilog☆3,527Updated this week
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆465Updated this week
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆41Jul 6, 2024Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,168Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆721Dec 14, 2025Updated 6 months ago
- Visual editor for open FPGA boards☆1,915Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Jul 2, 2026Updated last week
- FOSS Flow For FPGA☆444Jan 6, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆734Updated this week
- Hardware Description Languages☆1,158Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago