YosysHQ / oss-cad-suite-buildView external linksLinks
Multi-platform nightly builds of open source digital design and verification tools
☆1,351Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below
Sorting:
- Yosys Open SYnthesis Suite☆4,286Updated this week
- Universal utility for programming FPGA☆1,546Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- Build your hardware, easily!☆3,722Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆633Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆904Feb 7, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Modular hardware build system☆1,128Updated this week
- Scala based HDL☆1,922Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- cocotb: Python-based chip (RTL) verification☆2,254Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,983Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,014Feb 11, 2026Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆748Jan 28, 2026Updated 2 weeks ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆39Jul 6, 2024Updated last year
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Visual editor for open FPGA boards☆1,868Jan 1, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- An Open-source FPGA IP Generator☆1,050Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆444Oct 27, 2025Updated 3 months ago
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- FOSS Flow For FPGA☆422Jan 6, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆699Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,809Updated this week