YosysHQ / oss-cad-suite-buildLinks
Multi-platform nightly builds of open source digital design and verification tools
☆1,119Updated last week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below
Sorting:
- Universal utility for programming FPGA☆1,377Updated last week
- nextpnr portable FPGA place and route tool☆1,483Updated this week
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆712Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- SystemVerilog to Verilog conversion☆653Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆809Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆628Updated last week
- An Open-source FPGA IP Generator☆972Updated this week
- Open Logic FPGA Standard Library☆724Updated this week
- Linux on LiteX-VexRiscv☆654Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆816Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,823Updated this week
- FOSS Flow For FPGA☆400Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆574Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,086Updated 2 months ago
- Open source ecosystem for open FPGA boards☆876Updated this week
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,601Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆442Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆668Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- A list of resources related to the open-source FPGA projects☆421Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- Modular hardware build system☆1,058Updated this week
- An abstraction library for interfacing EDA tools☆705Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week