Multi-platform nightly builds of open source digital design and verification tools
☆1,736Sep 27, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,778Updated this week
- Universal utility for programming FPGA☆1,744Updated this week
- nextpnr portable FPGA place and route tool☆1,757Updated this week
- Build your hardware, easily!☆4,130Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,960Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆552Sep 19, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,095Sep 18, 2026Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆690Sep 20, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,947Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,946Mar 25, 2026Updated 6 months ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,701Nov 18, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,465Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Updated this week
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- Icarus Verilog☆3,661Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 3 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,024Sep 3, 2026Updated 3 weeks ago
- Modular hardware build system☆1,222Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,889Aug 25, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 2 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆790Jan 28, 2026Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,280Updated this week
- Scala based HDL☆2,044Sep 19, 2026Updated last week
- Open Logic FPGA Standard Library☆1,016Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,188Sep 21, 2026Updated last week
- Visual editor for open FPGA boards☆1,939Aug 21, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog compiler and language services☆1,151Updated this week
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated last week
- Hardware Description Languages☆1,177Jul 9, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,070Updated this week
- Chisel: A Modern Hardware Design Language☆4,793Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,402Updated this week
- RISC-V Formal Verification Framework☆215Jul 15, 2026Updated 2 months ago