Alternatives and similar repositories for oss-cad-suite-build

Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below

• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,471Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,550Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,678Updated last month
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆732Updated 10 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,361Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,019Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆858Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 3 weeks ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,906Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆670Updated 2 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆665Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,149Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆817Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆914Updated 2 weeks ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,103Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,676Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆836Updated 5 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆960Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,104Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,679Updated 2 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,164Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆596Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,141Updated 5 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆433Updated 2 years ago
• nickg / nvc
  VHDL compiler and simulator
  ☆754Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆721Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 10 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,123Updated 4 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆798Updated last week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆683Updated this week