YosysHQ / oss-cad-suite-buildLinks
Multi-platform nightly builds of open source digital design and verification tools
☆1,142Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below
Sorting:
- Universal utility for programming FPGA☆1,391Updated this week
- nextpnr portable FPGA place and route tool☆1,500Updated this week
- SERV - The SErial RISC-V CPU☆1,632Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆718Updated 7 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,839Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,329Updated last week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆821Updated 2 months ago
- An Open-source FPGA IP Generator☆984Updated last week
- Open Logic FPGA Standard Library☆737Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆673Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆635Updated last month
- Linux on LiteX-VexRiscv☆654Updated last month
- Open source ecosystem for open FPGA boards☆883Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,091Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆582Updated this week
- FOSS Flow For FPGA☆402Updated 7 months ago
- Modular hardware build system☆1,066Updated this week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆820Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated last week
- Magic VLSI Layout Tool☆562Updated last week
- An open-source static random access memory (SRAM) compiler.☆938Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,087Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,616Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Hardware Description Languages☆1,057Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆785Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆514Updated 2 years ago