Alternatives and similar repositories for oss-cad-suite-build

Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below

• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,581Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,506Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,714Updated 2 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆739Updated 11 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆839Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,380Updated 2 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,034Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆883Updated 2 weeks ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,943Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,122Updated 3 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆681Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆940Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆674Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,719Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆844Updated 6 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,201Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆611Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,116Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated 11 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,723Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,209Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,160Updated 4 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆979Updated 2 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆458Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,183Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,156Updated 7 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆693Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated last week