YosysHQ / oss-cad-suite-build

Related projects ⓘ

Alternatives and complementary repositories for oss-cad-suite-build

• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,213Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,305Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,435Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,199Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆359Updated 3 weeks ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆488Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆557Updated 2 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆585Updated 4 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆774Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆587Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆562Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆831Updated 4 months ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆997Updated 3 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆651Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆403Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆620Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆863Updated 3 years ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆385Updated last year
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆831Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆965Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆598Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆488Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,371Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆959Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,371Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated this week
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆491Updated last year