Multi-platform nightly builds of open source digital design and verification tools
☆1,612Jul 29, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,631Updated this week
- Universal utility for programming FPGA☆1,692Updated this week
- nextpnr portable FPGA place and route tool☆1,714Updated this week
- Build your hardware, easily!☆4,023Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,781Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆534Jul 16, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,059Jul 16, 2026Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆682Jul 10, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,876Mar 25, 2026Updated 4 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,614Nov 18, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆730Dec 14, 2025Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,458Updated this week
- Icarus Verilog☆3,557Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,290Jun 27, 2024Updated 2 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆997Updated this week
- Modular hardware build system☆1,193Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,428Jun 18, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆786Jan 28, 2026Updated 6 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,190Updated this week
- Open Logic FPGA Standard Library☆992Jul 8, 2026Updated 3 weeks ago
- Scala based HDL☆2,021Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,177Feb 26, 2026Updated 5 months ago
- Visual editor for open FPGA boards☆1,918Jul 8, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog compiler and language services☆1,100Updated this week
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- Hardware Description Languages☆1,163Jul 9, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- Chisel: A Modern Hardware Design Language☆4,739Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,343Updated this week
- VHDL 2008/93/87 simulator☆2,853Updated this week