Multi-platform nightly builds of open source digital design and verification tools
☆1,484May 25, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,464May 23, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,683May 22, 2026Updated last week
- Universal utility for programming FPGA☆1,635May 19, 2026Updated last week
- Build your hardware, easily!☆3,898Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modern hardware definition language and toolchain based on Python☆2,016Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514May 12, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,637Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆662May 12, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆303Nov 3, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆730Mar 28, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,849Mar 13, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,804Mar 25, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆975Apr 21, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,530Nov 18, 2025Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,806Feb 19, 2026Updated 3 months ago
- Modular hardware build system☆1,160Updated this week
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,162Feb 26, 2026Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,414May 20, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆766Jan 28, 2026Updated 4 months ago
- Icarus Verilog☆3,468May 22, 2026Updated last week
- Scala based HDL☆1,995Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆41Jul 6, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆715Dec 14, 2025Updated 5 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated 2 weeks ago
- Visual editor for open FPGA boards☆1,910Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- FOSS Flow For FPGA☆438Jan 6, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆719May 23, 2026Updated last week
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- SystemVerilog compiler and language services☆1,049Updated this week