Multi-platform nightly builds of open source digital design and verification tools
☆1,768Oct 17, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,817Updated this week
- Universal utility for programming FPGA☆1,762Oct 6, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,775Updated this week
- Build your hardware, easily!☆4,163Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,017Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,104Sep 18, 2026Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆698Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,973Mar 25, 2026Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,961Sep 23, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,735Nov 18, 2025Updated 11 months ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated 2 months ago
- Icarus Verilog☆3,683Updated this week
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Oct 11, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,393Sep 7, 2026Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,033Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,290Updated this week
- Modular hardware build system☆1,233Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆796Jan 28, 2026Updated 8 months ago
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,296Updated this week
- Open Logic FPGA Standard Library☆1,027Updated this week
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,189Oct 5, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog compiler and language services☆1,164Updated this week
- Visual editor for open FPGA boards☆1,943Updated this week
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,116Updated this week
- Chisel: A Modern Hardware Design Language☆4,810Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year