Multi-platform nightly builds of open source digital design and verification tools
☆1,535Jun 16, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,531Jun 12, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,953Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A modern hardware definition language and toolchain based on Python☆2,032May 25, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆521Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,693Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆664Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆771Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,864Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,832Mar 25, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆983Apr 21, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,550Nov 18, 2025Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 4 months ago
- Modular hardware build system☆1,166Updated this week
- cocotb: Python-based chip (RTL) verification☆2,407Jun 12, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,418Jun 5, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆774Jan 28, 2026Updated 4 months ago
- Icarus Verilog☆3,502Jun 10, 2026Updated last week
- Scala based HDL☆2,000Jun 10, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆41Jul 6, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,143Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆717Dec 14, 2025Updated 6 months ago
- Visual editor for open FPGA boards☆1,912May 28, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- FOSS Flow For FPGA☆440Jan 6, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆723Updated this week
- Hardware Description Languages☆1,153Apr 6, 2026Updated 2 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago