Alternatives and similar repositories for oss-cad-suite-build

Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below

• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,324Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,431Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,578Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆775Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆640Updated 3 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,281Updated 3 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆627Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆797Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,759Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,024Updated 3 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆905Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆613Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆635Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆552Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,087Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 6 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,014Updated 3 years ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,058Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆914Updated 6 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆588Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆770Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆428Updated 8 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆425Updated 8 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,691Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆405Updated 2 years ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,271Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆693Updated 2 weeks ago