YosysHQ / oss-cad-suite-buildLinks
Multi-platform nightly builds of open source digital design and verification tools
☆1,064Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,444Updated last week
- Universal utility for programming FPGA☆1,344Updated last week
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- An Open-source FPGA IP Generator☆915Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆641Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆554Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆785Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,296Updated this week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Hardware Description Languages☆1,037Updated 3 months ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- Linux on LiteX-VexRiscv☆637Updated this week
- Yosys Open SYnthesis Suite☆3,848Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,103Updated this week
- Modular hardware build system☆999Updated this week
- Open source ecosystem for open FPGA boards☆849Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated last week
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆619Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆693Updated last month
- A modern hardware definition language and toolchain based on Python☆1,706Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆411Updated 2 years ago
- Magic VLSI Layout Tool☆543Updated 2 weeks ago