Multi-platform nightly builds of open source digital design and verification tools
☆1,688Sep 7, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,740Updated this week
- Universal utility for programming FPGA☆1,722Updated this week
- nextpnr portable FPGA place and route tool☆1,747Updated this week
- Build your hardware, easily!☆4,074Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,910Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆545Aug 5, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,079Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆685Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,930Mar 25, 2026Updated 5 months ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,671Nov 18, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Aug 24, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆750Aug 18, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- Icarus Verilog☆3,627Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,015Updated this week
- Modular hardware build system☆1,206Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,243Aug 31, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated 2 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆789Jan 28, 2026Updated 7 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,255Updated this week
- Open Logic FPGA Standard Library☆1,009Updated this week
- Scala based HDL☆2,034Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,184Feb 26, 2026Updated 6 months ago
- Visual editor for open FPGA boards☆1,933Aug 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,132Updated this week
- VHDL synthesis (based on ghdl)☆368Aug 30, 2026Updated last week
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,037Updated this week
- Chisel: A Modern Hardware Design Language☆4,777Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,379Aug 19, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆212Jul 15, 2026Updated last month