Multi-platform nightly builds of open source digital design and verification tools
☆1,806Nov 6, 2026Updated this week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,872Updated this week
- Universal utility for programming FPGA☆1,785Updated this week
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- Build your hardware, easily!☆4,190Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,063Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆706Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆564Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,997Mar 25, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Updated this week
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- Icarus Verilog☆3,722Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,754Oct 30, 2026Updated last week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,047Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- Modular hardware build system☆1,241Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,303Oct 13, 2026Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆746Oct 11, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog compiler and language services☆1,177Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,305Updated this week
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,193Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,162Updated this week
- VHDL 2008/93/87 simulator☆2,918Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆799Jan 28, 2026Updated 9 months ago
- VHDL synthesis (based on ghdl)☆369Updated this week
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,261Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆477Oct 31, 2026Updated last week
- FOSS Flow For FPGA☆454Jan 6, 2025Updated last year
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- Open Logic FPGA Standard Library☆1,033Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week