Multi-platform nightly builds of open source digital design and verification tools
☆1,428Apr 13, 2026Updated last week
Alternatives and similar repositories for oss-cad-suite-build
Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,402Updated this week
- nextpnr portable FPGA place and route tool☆1,650Updated this week
- Universal utility for programming FPGA☆1,595Updated this week
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modern hardware definition language and toolchain based on Python☆1,987Apr 10, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆501Apr 9, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆657Updated this week
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,755Mar 25, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆942Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,470Nov 18, 2025Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- Modular hardware build system☆1,143Updated this week
- cocotb: Python-based chip (RTL) verification☆2,330Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,150Feb 26, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,118Feb 11, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Apr 9, 2026Updated last week
- Icarus Verilog☆3,405Updated this week
- Scala based HDL☆1,972Apr 9, 2026Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆762Jan 28, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆39Jul 6, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,038Apr 13, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 4 months ago
- Visual editor for open FPGA boards☆1,891Feb 16, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,849Updated this week
- FOSS Flow For FPGA☆435Jan 6, 2025Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆716Updated this week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,895Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 3 months ago