Alternatives and similar repositories for oss-cad-suite-build:

Users that are interested in oss-cad-suite-build are comparing it to the libraries listed below

• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,308Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆616Updated 2 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆638Updated 3 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,267Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,420Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆628Updated 3 weeks ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆547Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,559Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆384Updated 3 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆898Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆608Updated 2 weeks ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,016Updated 2 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆426Updated 7 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆994Updated 3 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆891Updated 3 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆577Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆796Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆758Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆682Updated last month
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,524Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆647Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,514Updated 3 weeks ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆444Updated last week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆405Updated 2 years ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,050Updated 3 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆907Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆419Updated 7 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,732Updated 2 months ago