Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,023Updated 7 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,004Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,469Updated this week
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆723Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,391Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,646Updated last year
• steveicarus / iverilog
  Icarus Verilog
  ☆3,125Updated 3 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,500Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,454Updated 3 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,069Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆786Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,329Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,842Updated last week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,197Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,632Updated 2 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,042Updated last week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆824Updated 2 months ago
• wavedrom / bitfield
  bit field diagram renderer
  ☆376Updated last year
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,809Updated 2 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,301Updated 2 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,144Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,854Updated last month
• myhdl / myhdl
  The MyHDL development repository
  ☆1,095Updated 4 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,839Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,619Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆972Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,331Updated last year
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,076Updated this week
• xjtuecho / EBAZ4205
  A 5$ Xilinx ZYNQ development board.
  ☆700Updated 4 years ago
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,617Updated last week