Digital timing diagram rendering engine
☆3,358Jul 10, 2025Updated 8 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,066Jan 29, 2025Updated last year
- bit field diagram renderer☆389Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Build your hardware, easily!☆3,787Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Icarus Verilog☆3,377Mar 10, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,131Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆567Updated this week
- Chisel: A Modern Hardware Design Language☆4,611Mar 17, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,771Mar 16, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆927Mar 16, 2026Updated last week
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Universal utility for programming FPGA☆1,576Updated this week
- The MyHDL development repository☆1,112Apr 10, 2025Updated 11 months ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆1,953Mar 16, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- HDL libraries and projects☆1,878Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆415Oct 13, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year