Digital timing diagram rendering engine
☆3,515Oct 25, 2026Updated last week
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,120Oct 25, 2026Updated last week
- bit field diagram renderer☆396Oct 25, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- Icarus Verilog☆3,709Updated this week
- Build your hardware, easily!☆4,186Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆836Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- SystemVerilog compiler and language services☆1,174Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,044Oct 23, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,917Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Scala based HDL☆2,054Updated this week
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- The MyHDL development repository☆1,131Sep 14, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,781Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- HDL libraries and projects☆2,048Updated this week
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago