Digital timing diagram rendering engine
☆3,404Apr 3, 2026Updated last month
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,079Jan 29, 2025Updated last year
- bit field diagram renderer☆392Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Yosys Open SYnthesis Suite☆4,464Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Build your hardware, easily!☆3,884Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Icarus Verilog☆3,453Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826May 14, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆712Dec 14, 2025Updated 5 months ago
- draws an SVG schematic from a JSON netlist☆792Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆575Apr 2, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,821Updated this week
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Universal utility for programming FPGA☆1,635Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- The MyHDL development repository☆1,117Apr 10, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- HDL libraries and projects☆1,927Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week