Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,001Updated 4 months ago
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆697Updated last year
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,063Updated 2 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,333Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,832Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,444Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,344Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,161Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,506Updated 11 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,079Updated last month
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,275Updated 3 weeks ago
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,779Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,986Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,794Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,409Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,328Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,059Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆849Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆617Updated last month
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,704Updated 2 weeks ago
• wavedrom / bitfield
  bit field diagram renderer
  ☆365Updated last year
• xjtuecho / EBAZ4205
  A 5$ Xilinx ZYNQ development board.
  ☆687Updated 4 years ago
• nickg / nvc
  VHDL compiler and simulator
  ☆696Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,589Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,293Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆956Updated last year
• steveicarus / iverilog
  Icarus Verilog
  ☆3,061Updated 3 weeks ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆554Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆618Updated last week