Digital timing diagram rendering engine
☆3,444Jul 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,095Jan 29, 2025Updated last year
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,894Updated this week
- cocotb: Python-based chip (RTL) verification☆2,450Updated this week
- Yosys Open SYnthesis Suite☆4,617Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Build your hardware, easily!☆4,000Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,760Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,438Jul 2, 2026Updated 3 weeks ago
- Icarus Verilog☆3,550Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆727Dec 14, 2025Updated 7 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated 2 weeks ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,274Jun 27, 2024Updated 2 years ago
- SystemVerilog language server☆583Updated this week
- Scala based HDL☆2,020Updated this week
- VHDL 2008/93/87 simulator☆2,849Updated this week
- Chisel: A Modern Hardware Design Language☆4,732Updated this week
- nextpnr portable FPGA place and route tool☆1,711Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆993Jun 18, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,629Updated this week
- SystemVerilog compiler and language services☆1,089Updated this week
- The MyHDL development repository☆1,122Apr 10, 2025Updated last year
- Universal utility for programming FPGA☆1,689Jul 14, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,198Feb 11, 2026Updated 5 months ago
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,054Jul 16, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 6 months ago
- HDL libraries and projects☆1,976Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Verilog/SystemVerilog Syntax and Omni-completion☆419Oct 13, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,602Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago