wavedrom / wavedromLinks
Digital timing diagram rendering engine
☆3,198Updated 5 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- Digital timing diagram editor☆1,008Updated 5 months ago
- draws an SVG schematic from a JSON netlist☆709Updated last year
- cocotb: Python-based chip (RTL) verification☆2,021Updated this week
- Build your hardware, easily!☆3,396Updated this week
- Yosys Open SYnthesis Suite☆3,902Updated this week
- Icarus Verilog☆3,090Updated this week
- nextpnr portable FPGA place and route tool☆1,468Updated this week
- Universal utility for programming FPGA☆1,366Updated last week
- Visual editor for open FPGA boards☆1,792Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,582Updated last month
- A modern hardware definition language and toolchain based on Python☆1,722Updated last week
- A Python toolbox for building complex digital hardware☆1,285Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,307Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,569Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆624Updated 3 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆798Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,423Updated 5 months ago
- bit field diagram renderer☆368Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆781Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆2,986Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,093Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,076Updated last month
- The MyHDL development repository☆1,085Updated 3 months ago
- Open source ecosystem for open FPGA boards☆865Updated this week
- Verilog library for ASIC and FPGA designers☆1,307Updated last year
- SERV - The SErial RISC-V CPU☆1,611Updated last month
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆813Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,812Updated this week
- Scala based HDL☆1,819Updated this week
- HDL libraries and projects☆1,689Updated this week