Digital timing diagram rendering engine
☆3,377Apr 3, 2026Updated last week
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,068Jan 29, 2025Updated last year
- bit field diagram renderer☆390Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- Icarus Verilog☆3,401Mar 28, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 3 months ago
- draws an SVG schematic from a JSON netlist☆783Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆572Apr 2, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,626Apr 3, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,790Apr 4, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- Scala based HDL☆1,966Apr 2, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆935Apr 2, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog compiler and language services☆1,002Apr 7, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Universal utility for programming FPGA☆1,590Updated this week
- The MyHDL development repository☆1,115Apr 10, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,975Mar 16, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- HDL libraries and projects☆1,893Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆414Oct 13, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week