Digital timing diagram rendering engine
☆3,477Aug 31, 2026Updated this week
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,101Updated this week
- bit field diagram renderer☆392Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,924Updated this week
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Yosys Open SYnthesis Suite☆4,727Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Build your hardware, easily!☆4,064Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Icarus Verilog☆3,617Aug 23, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆821Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- SystemVerilog language server☆584Aug 25, 2026Updated last week
- Scala based HDL☆2,031Aug 12, 2026Updated 3 weeks ago
- VHDL 2008/93/87 simulator☆2,872Updated this week
- Chisel: A Modern Hardware Design Language☆4,772Updated this week
- nextpnr portable FPGA place and route tool☆1,743Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,014Aug 23, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,675Updated this week
- SystemVerilog compiler and language services☆1,124Updated this week
- The MyHDL development repository☆1,127Apr 10, 2025Updated last year
- Universal utility for programming FPGA☆1,719Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- Verilog AXI components for FPGA implementation☆2,125Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,075Aug 23, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,032Updated this week
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- HDL libraries and projects☆2,002Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,676Updated this week
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago