wavedrom / wavedromLinks
Digital timing diagram rendering engine
☆3,250Updated 2 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- Digital timing diagram editor☆1,027Updated 7 months ago
- Icarus Verilog☆3,167Updated 3 weeks ago
- Build your hardware, easily!☆3,502Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,680Updated last year
- Universal utility for programming FPGA☆1,420Updated last week
- Visual editor for open FPGA boards☆1,817Updated last month
- cocotb: Python-based chip (RTL) verification☆2,083Updated this week
- Yosys Open SYnthesis Suite☆4,028Updated this week
- Send video/audio over HDMI on an FPGA☆1,201Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,073Updated this week
- nextpnr portable FPGA place and route tool☆1,515Updated last week
- draws an SVG schematic from a JSON netlist☆727Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆835Updated 2 months ago
- Scala based HDL☆1,848Updated last week
- VHDL 2008/93/87 simulator☆2,633Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,159Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,634Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,859Updated this week
- The MyHDL development repository☆1,095Updated 5 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆789Updated last month
- Verilog library for ASIC and FPGA designers☆1,338Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,342Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,641Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,462Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,094Updated 3 months ago
- Open source ecosystem for open FPGA boards☆889Updated this week
- A Python toolbox for building complex digital hardware☆1,305Updated 3 months ago
- HDL libraries and projects☆1,744Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,876Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,138Updated last week