Digital timing diagram rendering engine
☆3,356Jul 10, 2025Updated 8 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- Digital timing diagram editor☆1,063Jan 29, 2025Updated last year
- bit field diagram renderer☆388Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,786Dec 22, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,284Updated this week
- Yosys Open SYnthesis Suite☆4,333Updated this week
- Build your hardware, easily!☆3,759Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,392Feb 13, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,414Updated this week
- Icarus Verilog☆3,363Mar 10, 2026Updated last week
- draws an SVG schematic from a JSON netlist☆774Jan 25, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,011Jun 27, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Updated this week
- An abstraction library for interfacing EDA tools☆754Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆702Dec 14, 2025Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,630Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- Hardware Description Languages☆1,123Jul 14, 2025Updated 8 months ago
- Universal utility for programming FPGA☆1,570Updated this week
- Scala based HDL☆1,931Mar 6, 2026Updated last week
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,941Feb 28, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,606Updated this week
- SystemVerilog to Verilog conversion☆707Nov 24, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,512Feb 25, 2026Updated 2 weeks ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆923Updated this week
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated 3 weeks ago
- VHDL 2008/93/87 simulator☆2,766Updated this week
- SystemVerilog compiler and language services☆979Updated this week
- Verilog AXI components for FPGA implementation☆1,980Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆452Mar 8, 2026Updated last week
- The MyHDL development repository☆1,113Apr 10, 2025Updated 11 months ago
- Visual editor for open FPGA boards☆1,878Feb 16, 2026Updated last month
- HDL libraries and projects☆1,870Updated this week
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆465Nov 4, 2025Updated 4 months ago