Digital timing diagram rendering engine
☆3,459Jul 8, 2026Updated last month
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,098Jan 29, 2025Updated last year
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Yosys Open SYnthesis Suite☆4,663Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Build your hardware, easily!☆4,041Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,839Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Icarus Verilog☆3,591Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆736Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- draws an SVG schematic from a JSON netlist☆813Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An abstraction library for interfacing EDA tools☆786Updated this week
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,324Jul 31, 2026Updated last week
- SystemVerilog language server☆582Jul 28, 2026Updated 2 weeks ago
- Scala based HDL☆2,026Updated this week
- VHDL 2008/93/87 simulator☆2,860Updated this week
- Chisel: A Modern Hardware Design Language☆4,755Updated this week
- nextpnr portable FPGA place and route tool☆1,724Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,004Jul 23, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,652Aug 5, 2026Updated last week
- SystemVerilog compiler and language services☆1,110Updated this week
- The MyHDL development repository☆1,125Apr 10, 2025Updated last year
- Universal utility for programming FPGA☆1,705Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Verilog AXI components for FPGA implementation☆2,110Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆2,066Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,007Updated this week
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- HDL libraries and projects☆1,994Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆422Aug 3, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,642Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago