Digital timing diagram rendering engine
☆3,353Jul 10, 2025Updated 7 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- Digital timing diagram editor☆1,061Jan 29, 2025Updated last year
- bit field diagram renderer☆386Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Build your hardware, easily!☆3,739Feb 25, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- draws an SVG schematic from a JSON netlist☆770Jan 25, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- Universal utility for programming FPGA☆1,554Updated this week
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- SystemVerilog language server☆563Feb 20, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,588Feb 25, 2026Updated last week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Updated this week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆914Feb 23, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- The MyHDL development repository☆1,113Apr 10, 2025Updated 10 months ago
- Visual editor for open FPGA boards☆1,877Feb 16, 2026Updated 2 weeks ago
- HDL libraries and projects☆1,861Updated this week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- CLI for WaveDrom☆66Feb 22, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week