Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,021Updated 6 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,437Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,114Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,979Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,609Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,384Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆812Updated last month
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆720Updated last year
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,828Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,622Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,488Updated this week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,607Updated 2 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,125Updated this week
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,067Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,444Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆784Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,604Updated 3 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,297Updated 2 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,021Updated this week
• Digilent / vivado-library
  ☆628Updated 2 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,836Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,056Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,321Updated last month
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,088Updated 2 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,093Updated 4 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,713Updated this week
• wavedrom / bitfield
  bit field diagram renderer
  ☆373Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,842Updated last month
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,746Updated last week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆970Updated last year