Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,027Updated 7 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,167Updated 3 weeks ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,502Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,680Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,420Updated last week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,817Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,083Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,028Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,201Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,073Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,515Updated last week
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆727Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆835Updated 2 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,848Updated last week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,633Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,159Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,634Updated 3 weeks ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,859Updated this week
• myhdl / myhdl
  The MyHDL development repository
  ☆1,095Updated 5 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆789Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,338Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,342Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,641Updated 3 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,462Updated last month
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,094Updated 3 months ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆889Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,305Updated 3 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,744Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,876Updated 2 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,138Updated last week