Digital timing diagram rendering engine
☆3,506Aug 31, 2026Updated last month
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,112Sep 1, 2026Updated last month
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,957Sep 23, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Yosys Open SYnthesis Suite☆4,800Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build your hardware, easily!☆4,152Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,006Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- Icarus Verilog☆3,672Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- SystemVerilog language server☆585Sep 14, 2026Updated 3 weeks ago
- Scala based HDL☆2,051Updated this week
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- VHDL 2008/93/87 simulator☆2,904Updated this week
- nextpnr portable FPGA place and route tool☆1,768Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,031Sep 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,718Sep 24, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,158Updated this week
- The MyHDL development repository☆1,131Sep 14, 2026Updated 3 weeks ago
- Universal utility for programming FPGA☆1,753Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,104Sep 18, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,097Updated this week
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- HDL libraries and projects☆2,027Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,754Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago