Digital timing diagram rendering engine
☆3,435Jun 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,088Jan 29, 2025Updated last year
- bit field diagram renderer☆395Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,553Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Build your hardware, easily!☆3,969Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated 2 weeks ago
- Icarus Verilog☆3,507Jun 22, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- draws an SVG schematic from a JSON netlist☆800Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆581Updated this week
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- VHDL 2008/93/87 simulator☆2,836Jun 23, 2026Updated last week
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,699Jun 21, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,078Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Universal utility for programming FPGA☆1,664Jun 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- The MyHDL development repository☆1,121Apr 10, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- HDL libraries and projects☆1,952Jun 25, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week