Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,049Updated 11 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,506Updated this week
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆754Updated last year
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,660Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,201Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,209Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆883Updated 2 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,319Updated 3 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,234Updated last year
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,581Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,380Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆806Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆940Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,301Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,723Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,869Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,261Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,943Updated this week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,854Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆681Updated 2 weeks ago
• wavedrom / bitfield
  bit field diagram renderer
  ☆386Updated last year
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,875Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated last week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,268Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,714Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆839Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,122Updated 3 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,961Updated 2 weeks ago
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,716Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,379Updated last year