Digital timing diagram rendering engine
☆3,425Apr 3, 2026Updated 2 months ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,082Jan 29, 2025Updated last year
- bit field diagram renderer☆393Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build your hardware, easily!☆3,927Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Jun 4, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- Icarus Verilog☆3,478Jun 1, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆828May 14, 2026Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆715Dec 14, 2025Updated 5 months ago
- draws an SVG schematic from a JSON netlist☆796Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆579Jun 4, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,827Jun 2, 2026Updated last week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆981Apr 21, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,686Jun 5, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog compiler and language services☆1,068Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Universal utility for programming FPGA☆1,643Jun 4, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,325Jan 5, 2026Updated 5 months ago
- HDL libraries and projects☆1,939Jun 5, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week