Alternatives and similar repositories for wavedrom

Users that are interested in wavedrom are comparing it to the libraries listed below

• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,037Updated 9 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,174Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,471Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,550Updated last week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,838Updated 3 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,609Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,149Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,906Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,241Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,103Updated 2 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,135Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,361Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,678Updated last month
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,312Updated last month
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆744Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆858Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,230Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,679Updated 2 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,359Updated last year
• wavedrom / bitfield
  bit field diagram renderer
  ☆382Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,914Updated last month
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,843Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,784Updated last year
• myhdl / myhdl
  The MyHDL development repository
  ☆1,100Updated 7 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,877Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆798Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,477Updated 3 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆991Updated last year
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆914Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆670Updated 2 months ago