Digital timing diagram rendering engine
☆3,390Apr 3, 2026Updated last month
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram editor☆1,075Jan 29, 2025Updated last year
- bit field diagram renderer☆391Feb 22, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,354Updated this week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build your hardware, easily!☆3,851Apr 27, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Icarus Verilog☆3,426Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826Apr 22, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆711Dec 14, 2025Updated 4 months ago
- draws an SVG schematic from a JSON netlist☆789Jan 25, 2024Updated 2 years ago
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,644Apr 26, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,802Apr 22, 2026Updated last week
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- SystemVerilog compiler and language services☆1,014Apr 26, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆957Apr 21, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- The MyHDL development repository☆1,117Apr 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- HDL libraries and projects☆1,905Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week