Regression test suite for Icarus Verilog. (OBSOLETE)
☆115Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for ivtest
Users that are interested in ivtest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- Icarus Verilog☆3,515Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆18Jun 24, 2026Updated last week
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- GCC toolchain for MSP430☆10Apr 2, 2019Updated 7 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆24Nov 21, 2020Updated 5 years ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 9 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 4 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Open JTAG project☆13Jul 17, 2014Updated 11 years ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 11 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Scripts to build and use docker images including GHDL☆44Nov 20, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆44Jan 26, 2020Updated 6 years ago
- ☆60Jul 4, 2022Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆43Updated this week
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated 3 weeks ago
- formulae for the MSP430 microcontroller compiler toolchain☆21Apr 27, 2017Updated 9 years ago