Regression test suite for Icarus Verilog. (OBSOLETE)
☆115Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for ivtest
Users that are interested in ivtest are comparing it to the libraries listed below
Sorting:
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Open JTAG project☆13Jul 17, 2014Updated 11 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Basic VCD comparison tool, for Verilator testing☆22Feb 24, 2026Updated last week
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 6 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- ☆19Dec 29, 2014Updated 11 years ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 8 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 10 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago