shariethernet / RPHAX
RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and creat…
☆13Updated last year
Related projects: ⓘ
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Open FPGA Modules☆22Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- ☆35Updated 2 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- SRAM☆19Updated 4 years ago
- ☆8Updated 10 months ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆38Updated 3 months ago
- Open Source PHY v2☆23Updated 4 months ago
- ☆19Updated 2 years ago
- ☆35Updated 2 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- sram/rram/mram.. compiler☆26Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- A simple DDR3 memory controller☆49Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year