RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and creat…
☆21Feb 25, 2023Updated 3 years ago
Alternatives and similar repositories for RPHAX
Users that are interested in RPHAX are comparing it to the libraries listed below
Sorting:
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆238Jun 11, 2025Updated 8 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆40Jul 3, 2023Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- ☆19Dec 22, 2025Updated 2 months ago
- SPICE netlist visualizer☆86Feb 26, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆24Feb 15, 2013Updated 13 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- An overview of TL-Verilog resources and projects☆82Feb 11, 2026Updated 3 weeks ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆210Feb 24, 2026Updated last week
- CMake based hardware build system☆35Feb 27, 2026Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- ☆100Dec 31, 2025Updated 2 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆64Nov 9, 2021Updated 4 years ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- Demo SoC for SiliconCompiler.☆62Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Realtime updating of a simple component and netlist for LLM automation of documentation☆50Dec 15, 2025Updated 2 months ago