shariethernet / RPHAXLinks
RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and creat…
☆20Updated 2 years ago
Alternatives and similar repositories for RPHAX
Users that are interested in RPHAX are comparing it to the libraries listed below
Sorting:
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆40Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- APB UVC ported to Verilator☆11Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- BlackParrot on Zynq☆48Updated this week