shariethernet / RPHAX
RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and creat…
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for RPHAX
- APB UVC ported to Verilator☆11Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ☆39Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆64Updated 2 months ago
- Framework Open EDA Gui☆60Updated 2 weeks ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- A simple DDR3 memory controller☆51Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- ☆36Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- ☆26Updated 7 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆45Updated last month
- SRAM☆20Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago