Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
☆214Apr 25, 2026Updated 5 months ago
Alternatives and similar repositories for 1st-CLaaS
Users that are interested in 1st-CLaaS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Sep 24, 2026Updated 3 weeks ago
- ☆26Feb 15, 2025Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 2 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆280Apr 25, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fletcher: A framework to integrate FPGA accelerators with Apache Arrow☆235Jun 5, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆42Jul 3, 2023Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆319Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆103Apr 25, 2026Updated 5 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A list of resources related to the open-source FPGA projects☆466Nov 26, 2022Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- ☆20Oct 9, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆68Dec 19, 2021Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- This repository is created for conducting RISC-V 5-day workshops☆24Jul 29, 2020Updated 6 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,688Oct 7, 2026Updated last week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆15Nov 7, 2022Updated 3 years ago
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,973Mar 25, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,279Updated this week
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago