os-fpga / 1st-CLaaSLinks
Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
☆203Updated 2 months ago
Alternatives and similar repositories for 1st-CLaaS
Users that are interested in 1st-CLaaS are comparing it to the libraries listed below
Sorting:
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆238Updated 2 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆208Updated 11 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- ☆247Updated 2 years ago
- FPGA Design Suite based on C to Verilog design flow.☆245Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆171Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Build Customized FPGA Implementations for Vivado☆329Updated this week
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 7 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- How to set up Xilinx Vivado for source control☆105Updated 10 months ago
- magma circuits☆261Updated 9 months ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- A Just-In-Time Compiler for Verilog from VMware Research☆446Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- Vitis HLS LLVM source code and examples☆392Updated 9 months ago
- FuseSoC standard core library☆146Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago