os-fpga / open-source-fpga-resourceLinks
A list of resources related to the open-source FPGA projects
☆424Updated 2 years ago
Alternatives and similar repositories for open-source-fpga-resource
Users that are interested in open-source-fpga-resource are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- ☆352Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS Flow For FPGA☆409Updated 9 months ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- VHDL synthesis (based on ghdl)☆347Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Linux on LiteX-VexRiscv☆665Updated last month
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- https://caravel-user-project.readthedocs.io☆221Updated 7 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆560Updated 2 years ago
- Small footprint and configurable DRAM core☆444Updated this week
- All code found on nandland is here. underconstruction.gif☆348Updated 3 years ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆680Updated last week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- LiteX boards files☆440Updated this week
- Open Logic FPGA Standard Library☆796Updated last week
- A simple, basic, formally verified UART controller☆311Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated last month