os-fpga / open-source-fpga-resource
A list of resources related to the open-source FPGA projects
☆394Updated 2 years ago
Alternatives and similar repositories for open-source-fpga-resource:
Users that are interested in open-source-fpga-resource are comparing it to the libraries listed below
- ☆305Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆271Updated 9 months ago
- FOSS Flow For FPGA☆367Updated last week
- An abstraction library for interfacing EDA tools☆654Updated last week
- A huge VHDL library for FPGA development☆361Updated this week
- An Open-source FPGA IP Generator☆862Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆406Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆276Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆419Updated last month
- VHDL synthesis (based on ghdl)☆316Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆584Updated last month
- Linux on LiteX-VexRiscv☆602Updated 6 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆615Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆382Updated last week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆303Updated last month
- Common SystemVerilog components☆550Updated this week
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- Open Logic FPGA Standard Library☆411Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆779Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆562Updated 4 years ago
- Small footprint and configurable DRAM core☆387Updated last week
- Bus bridges and other odds and ends☆506Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆301Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆300Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆503Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆607Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆215Updated 11 months ago
- An open-source static random access memory (SRAM) compiler.☆856Updated 2 months ago
- LiteX boards files☆383Updated this week
- Hardware Description Languages☆982Updated 4 months ago