os-fpga / open-source-fpga-resourceLinks
A list of resources related to the open-source FPGA projects
☆423Updated 2 years ago
Alternatives and similar repositories for open-source-fpga-resource
Users that are interested in open-source-fpga-resource are comparing it to the libraries listed below
Sorting:
- ☆339Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- FOSS Flow For FPGA☆401Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆444Updated 11 months ago
- An Open-source FPGA IP Generator☆981Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆717Updated 7 months ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- All code found on nandland is here. underconstruction.gif☆343Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆542Updated last year
- VHDL synthesis (based on ghdl)☆343Updated 3 months ago
- Linux on LiteX-VexRiscv☆655Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆671Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated this week
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Open Logic FPGA Standard Library☆736Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Bus bridges and other odds and ends☆582Updated 4 months ago
- https://caravel-user-project.readthedocs.io☆215Updated 5 months ago
- Small footprint and configurable DRAM core☆433Updated last month
- LiteX boards files☆422Updated 3 weeks ago
- Magic VLSI Layout Tool☆559Updated last week