Alternatives and similar repositories for open-source-fpga-resource:

Users that are interested in open-source-fpga-resource are comparing it to the libraries listed below

• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆382Updated this week
• mattvenn / awesome-opensource-asic-resources
  ☆321Updated 2 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆334Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆275Updated last year
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆282Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆903Updated this week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆324Updated 2 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆633Updated last month
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆427Updated 7 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆397Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆551Updated 3 weeks ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆296Updated 3 years ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆522Updated last year
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated 3 weeks ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆410Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆651Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 2 weeks ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆315Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆618Updated last month
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆411Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆653Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆682Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆369Updated this week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆329Updated 2 years ago
• litex-hub / litex-boards
  LiteX boards files
  ☆404Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆894Updated last month
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆238Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆797Updated this week