xzlashutosh / avsddac_3v3Links
This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆15Updated 4 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below
Sorting:
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆42Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- ☆38Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆36Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆43Updated 5 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Updated 5 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆12Updated 4 months ago