xzlashutosh / avsddac_3v3Links
This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆15Updated 4 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below
Sorting:
- Open Analog Design Environment☆24Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆38Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Updated 5 months ago
- ☆19Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆42Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- ☆13Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- ☆17Updated 10 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 5 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year