xzlashutosh / avsddac_3v3Links
This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆15Updated 5 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆13Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- ☆38Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆17Updated 11 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- ☆43Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆56Updated 2 years ago
- ☆38Updated 11 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- ☆30Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆38Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago