This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆17Oct 6, 2020Updated 5 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- A current mode buck converter on the SKY130 PDK☆39Jun 17, 2021Updated 5 years ago
- The code in this repository is completely illustrated and explained in my youtube video given below☆12Sep 12, 2020Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- ⚙️ Solving sudoku using Deep Reinforcement learning in combination with powerful symbolic representations.☆74Dec 16, 2021Updated 4 years ago
- ☆17Nov 12, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The complete portfolio website hosted using github pages (gh-pages). Visit the website here : https://nischaypandey.github.io/Portfolio/☆17Jun 5, 2020Updated 6 years ago
- babel plugin which use jsdoc to implement strong typing in javascript☆11May 3, 2016Updated 10 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆35Jul 30, 2022Updated 4 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- Small micro-coded RISC-V softcore☆16Nov 27, 2018Updated 7 years ago
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 11 years ago
- This Project is to create a tool which can parse the Resumes and transform them into our own templates☆20Aug 4, 2020Updated 6 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆255Aug 27, 2026Updated last week
- Latex Templates for Project and Internship reports. Catered for Institutional reports.☆10Dec 11, 2020Updated 5 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆30Feb 21, 2020Updated 6 years ago
- [JSweet version 2 example running!] The classic Socket.IO example: a simple instant messenger, written in Java, thanks to the JSweet tran…☆11Mar 5, 2023Updated 3 years ago
- An interpreter for Janus, the reversible programming language.☆15Jun 7, 2020Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆14Nov 28, 2023Updated 2 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 10 months ago
- ☆15Sep 19, 2019Updated 6 years ago
- org-babel functions for rust evaluation☆12Jun 12, 2015Updated 11 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆75Oct 4, 2021Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago