xzlashutosh / avsddac_3v3Links
This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆15Updated 5 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below
Sorting:
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Open Analog Design Environment☆25Updated 2 years ago
- ☆43Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆38Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 8 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- ☆14Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- SRAM☆22Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆19Updated last month
- LibreSilicon's Standard Cell Library Generator☆21Updated last month
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- ☆30Updated 4 years ago