xzlashutosh / avsddac_3v3Links
This repository contains the design and simulation process and results of potentiometric digital to analog converter.
☆15Updated 4 years ago
Alternatives and similar repositories for avsddac_3v3
Users that are interested in avsddac_3v3 are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆38Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆41Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated last week
- ☆29Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆36Updated 8 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆67Updated 4 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago