PicoRV
☆44Feb 19, 2020Updated 6 years ago
Alternatives and similar repositories for picorv
Users that are interested in picorv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆31Jan 17, 2026Updated 4 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆92May 12, 2026Updated 2 weeks ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 7 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 8 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 months ago
- ☆10Nov 6, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆41May 9, 2026Updated 2 weeks ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 weeks ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Configurable RISC-V Processor☆20Updated this week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Main page☆133Feb 12, 2020Updated 6 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 3 months ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- PCB for ULX3S FPGA R&D board☆434Apr 27, 2025Updated last year