clairexen / picorvView external linksLinks
PicoRV
☆43Feb 19, 2020Updated 5 years ago
Alternatives and similar repositories for picorv
Users that are interested in picorv are comparing it to the libraries listed below
Sorting:
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 9 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Mar 7, 2025Updated 11 months ago
- Main page☆129Feb 12, 2020Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last week
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆46Jun 23, 2021Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- PCB for ULX3S FPGA R&D board☆422Apr 27, 2025Updated 9 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 3 years ago