atthecodeface / cdl_hardware
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆17Updated 5 years ago
Alternatives and similar repositories for cdl_hardware:
Users that are interested in cdl_hardware are comparing it to the libraries listed below
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆15Updated 3 months ago
- ☆15Updated 4 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated 7 months ago
- RISCV implementation in Verilog (RV32I spec)☆17Updated 4 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆13Updated 4 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆30Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Updated 7 months ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆10Updated 7 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Hardware random number generator for FPGAs☆9Updated 9 years ago
- Noir Computer☆16Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- A wishbone controlled FM transmitter hack☆21Updated last year
- What's the simplest CPU you can build?☆34Updated 10 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- A software pipeline to decode the Falcon 9 telemetry from the 6MS/s baseband file.☆12Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- betrusted.io main SoC design☆12Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆33Updated 5 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- ☆14Updated last year