CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆18Feb 20, 2020Updated 6 years ago
Alternatives and similar repositories for cdl_hardware
Users that are interested in cdl_hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- "Okiedokie" by Soopadoopa☆14Aug 22, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆22Jun 29, 2016Updated 10 years ago
- Amoeba by Excess☆18Jun 7, 2022Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆82Oct 1, 2022Updated 4 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆45Feb 14, 2021Updated 5 years ago
- Write-ups and Source-codes for CTF Challenges☆74Oct 29, 2024Updated 2 years ago
- ☆15Jan 4, 2019Updated 7 years ago
- ☆32Jul 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- "Oscar's Chair" by Fizzer☆17Aug 22, 2020Updated 6 years ago
- App to find restaurants around and write reviews☆18Feb 12, 2019Updated 7 years ago
- Source code files and writeups of the 2018 CFI CTF's challenges.☆53Dec 12, 2018Updated 7 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆21Oct 20, 2022Updated 4 years ago
- Challenge source and solutions for InCTF junior (exclusively for Indian school students)☆34Sep 27, 2019Updated 7 years ago
- Source code for Makeshift by Logicoma☆44Jan 4, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- "What Are You Syncing About?" – Ninjadev's submission for Revision 2017☆72May 21, 2017Updated 9 years ago
- Reviewing 50+ Pull Requests a day is no fun. Automate it with keyboard shortcuts.☆89Jan 5, 2023Updated 3 years ago
- "No Invitation" – Ninjadev. Invitation for Revision 2018, submitted to Under Construction 2017.☆47Apr 1, 2018Updated 8 years ago
- Visual regression testing tool.☆37Aug 7, 2018Updated 8 years ago
- Source code from 068A, our 64k demo presented at Syntax 2017☆30Oct 4, 2021Updated 5 years ago
- Monocular Visual Odometry - Filters for Edge Detection - Detection of characteristic points in the image ("Corners, Lines and Circumferen…☆21Jan 15, 2019Updated 7 years ago
- ☆18Apr 19, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 8 years ago
- UI regression and functional testing on dev and live sites☆41Dec 7, 2018Updated 7 years ago
- It's the Linux version of your favourite game Run Escape, featuring Tux!☆14Jun 8, 2024Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Challenge source code, handout script and writeups of InCTF National Edition☆99Oct 2, 2019Updated 7 years ago
- A Riru module. Per-app system property, config (locale, etc.) modification.☆13Dec 28, 2019Updated 6 years ago
- Open Source Documentation and guidelines for Zalando developers☆113Jul 25, 2026Updated 3 months ago