atthecodeface / cdl_hardware
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆16Updated 5 years ago
Alternatives and similar repositories for cdl_hardware:
Users that are interested in cdl_hardware are comparing it to the libraries listed below
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆14Updated 2 months ago
- ☆15Updated 4 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆14Updated 5 months ago
- RISC5Verilog for Pipistrello using lpddr memory☆13Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 5 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆30Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- "Okiedokie" by Soopadoopa☆14Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 5 months ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆10Updated 7 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆21Updated 8 years ago
- "Oscar's Chair" by Fizzer☆16Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Amoeba by Excess☆18Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- Carrito (Spanish for Small car) a home brewed arduino controled car.☆10Updated 6 years ago
- Compiler Generator Coco/R modified for VerilogEbnf☆9Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆85Updated 5 years ago
- Custom 64-bit pipelined RISC processor☆17Updated 7 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Enigma in FPGA☆28Updated 5 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆12Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Zet - The x86 (IA-32) open implementation☆20Updated 10 years ago
- ☆12Updated 5 years ago