atthecodeface / cdl_hardware
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆15Updated 4 years ago
Related projects: ⓘ
- ☆14Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆16Updated 3 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆28Updated 3 years ago
- ☆17Updated this week
- "Okiedokie" by Soopadoopa☆13Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆29Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆22Updated 3 weeks ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆9Updated 7 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆20Updated 8 years ago
- Amoeba by Excess☆16Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆43Updated 3 weeks ago
- MR1 formally verified RISC-V CPU☆50Updated 5 years ago
- "Oscar's Chair" by Fizzer☆15Updated 4 years ago
- Carrito (Spanish for Small car) a home brewed arduino controled car.☆9Updated 5 years ago
- Senior Design☆11Updated 3 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆79Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆71Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆66Updated last year
- World Domination by ODD☆15Updated 13 years ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆10Updated 5 years ago
- Custom 64-bit pipelined RISC processor☆13Updated 2 months ago
- ☆11Updated 4 years ago
- ☆11Updated 4 years ago
- Schoko Computer☆11Updated last year
- A 6800 CPU written in nMigen☆46Updated 3 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆32Updated 4 years ago
- A sample implementation for todo-app using next.js, redux and typescript.☆13Updated 3 years ago
- Hardware random number generator for FPGAs☆9Updated 9 years ago
- The aim is to provide a hassle-free way to use the data to build applications to show close-to-realtime power-outage info in Mauritius☆10Updated this week
- IP submodules, formatted for easier CI integration☆27Updated 9 months ago