atthecodeface / cdl_hardware
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆16Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cdl_hardware
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆13Updated 2 months ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆13Updated 2 months ago
- ☆15Updated 3 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆13Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Updated 3 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 2 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆29Updated 3 years ago
- "Okiedokie" by Soopadoopa☆13Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 2 months ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆20Updated 8 years ago
- Carrito (Spanish for Small car) a home brewed arduino controled car.☆10Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆76Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆69Updated last year
- "Oscar's Chair" by Fizzer☆15Updated 4 years ago
- Amoeba by Excess☆17Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆15Updated last week
- ☆11Updated 5 years ago
- ☆11Updated 5 years ago
- Tiny Tapeout 06☆9Updated this week
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- Custom 64-bit pipelined RISC processor☆13Updated 4 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆78Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Updated last year
- Hardware random number generator for FPGAs☆9Updated 9 years ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆11Updated 5 years ago
- ☆9Updated 5 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆78Updated 3 weeks ago