atthecodeface / cdl_hardwareLinks
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆16Updated 5 years ago
Alternatives and similar repositories for cdl_hardware
Users that are interested in cdl_hardware are comparing it to the libraries listed below
Sorting:
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆18Updated 4 months ago
- RISCV implementation in Verilog (RV32I spec)☆16Updated 2 weeks ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated last year
- ☆15Updated 4 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆34Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated last year
- "Okiedokie" by Soopadoopa☆13Updated 5 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- Amoeba by Excess☆17Updated 3 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆20Updated 9 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 9 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 6 years ago
- "Oscar's Chair" by Fizzer☆15Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- World Domination by ODD☆18Updated 14 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Submission template for TT02☆25Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- A Full Hardware Real-Time Ray-Tracer☆109Updated this week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago