atthecodeface / cdl_hardwareLinks
CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
☆16Updated 5 years ago
Alternatives and similar repositories for cdl_hardware
Users that are interested in cdl_hardware are comparing it to the libraries listed below
Sorting:
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆17Updated 6 months ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated 9 months ago
- ☆14Updated 4 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆12Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆16Updated 4 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆31Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 9 months ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆9Updated 7 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Noir Computer☆16Updated last year
- "Oscar's Chair" by Fizzer☆15Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Tiny Tapeout 8☆13Updated 4 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- ☆55Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆71Updated last week
- Awesome projects using the Amaranth HDL☆14Updated 4 months ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Hardware random number generator for FPGAs☆9Updated 10 years ago
- ☆16Updated 3 weeks ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago