Alternatives and similar repositories for cdl_hardware:

Users that are interested in cdl_hardware are comparing it to the libraries listed below

• klessydra / T03x
  A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆14Updated last month
• Saanlima / RISC5Verilog_psram
  ☆15Updated 4 years ago
• klessydra / F03x
  A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance
  ☆14Updated 4 months ago
• Saanlima / RISC5Verilog_lpddr
  RISC5Verilog for Pipistrello using lpddr memory
  ☆13Updated 4 years ago
• ghent360 / riscvOnColorlight-5A-75B
  RISC-V soft core running on Colorlight 5B-74B.
  ☆29Updated 3 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆17Updated 3 years ago
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated 4 months ago
• trabucayre / litexOnColorlightLab004
  basic example of litex on colorLight 5A-75B based on fpga_101/lab004
  ☆31Updated 2 years ago
• armak / Hydrokinetics
  The winning Assembly Summer 2015 4k intro by Prismbeings.
  ☆21Updated 8 years ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated 4 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆51Updated 6 years ago
• excess-demogroup / amoeba
  Amoeba by Excess
  ☆18Updated 2 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆84Updated 5 years ago
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆48Updated 3 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆54Updated 2 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆33Updated 5 years ago
• ept221 / pet-on-a-chip
  Senior Design
  ☆11Updated 7 months ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆70Updated last year
• tinyfpga / TinyFPGA-SoC
  Opensource building blocks for TinyFPGA microcontrollers and retro computers.
  ☆17Updated 7 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• rochus-keller / Coco
  Compiler Generator Coco/R modified for VerilogEbnf
  ☆9Updated 5 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 5 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated last year
• mattuna15 / merlin
  Learn how to create your own 32-bit system from scratch.
  ☆13Updated 2 years ago