cornell-brg / lizardLinks
Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆88Updated 6 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below
Sorting:
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Open-source FPGA research and prototyping framework.☆208Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago