cornell-brg / lizardLinks
Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆87Updated 5 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below
Sorting:
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆73Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- FuseSoC standard core library☆139Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- The multi-core cluster of a PULP system.☆97Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year