Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆91Jul 29, 2019Updated 6 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 7 months ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 8 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated last month
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- ☆16Jan 12, 2021Updated 5 years ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- ☆13Jan 4, 2019Updated 7 years ago
- RISC-V CPU Core☆409Jun 24, 2025Updated 8 months ago
- App to find restaurants around and write reviews☆16Feb 12, 2019Updated 7 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆22Jun 29, 2016Updated 9 years ago
- Amoeba by Excess☆18Jun 7, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- ☆11Nov 19, 2019Updated 6 years ago
- 1k by ferris and decypher☆11Jul 22, 2020Updated 5 years ago
- Ninjadev's new school demo "Construct" for Solskogen 2019☆13Jul 14, 2019Updated 6 years ago
- ☆11Nov 19, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Progression of fuel prices in Mauritius (2002 - Present)☆12Apr 28, 2024Updated last year
- 🇲🇺 A list of cool open-source projects made in Mauritius☆12Oct 26, 2023Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- ☆30Jul 26, 2020Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- MR1 formally verified RISC-V CPU☆57Dec 16, 2018Updated 7 years ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆16Jan 31, 2019Updated 7 years ago
- A sample implementation for todo-app using next.js, redux and typescript.☆17Jun 27, 2021Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago