Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆91Jul 29, 2019Updated 6 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 8 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 8 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆243Mar 4, 2026Updated 2 weeks ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- ☆16Jan 12, 2021Updated 5 years ago
- ☆13Jan 4, 2019Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 9, 2026Updated last week
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- App to find restaurants around and write reviews☆16Feb 12, 2019Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- ☆261Dec 22, 2022Updated 3 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- ☆30Jul 26, 2020Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- ☆10Nov 8, 2019Updated 6 years ago
- HF-RISC SoC☆39Nov 10, 2025Updated 4 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago