Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆94Jul 29, 2019Updated 7 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 7 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Sep 24, 2026Updated last month
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- The OpenPiton Platform☆837Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Oct 19, 2026Updated last week
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 7 months ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- "Okiedokie" by Soopadoopa☆14Aug 22, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆18Nov 4, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆82Oct 1, 2022Updated 4 years ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago