cornell-brg / lizardLinks
Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆88Updated 6 years ago
Alternatives and similar repositories for lizard
Users that are interested in lizard are comparing it to the libraries listed below
Sorting:
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- FPGA tool performance profiling☆102Updated last year
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- Open-source FPGA research and prototyping framework.☆209Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Mathematical Functions in Verilog☆94Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- FuseSoC standard core library☆147Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆86Updated 2 weeks ago