cornell-brg / lizard
Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
☆87Updated 5 years ago
Alternatives and similar repositories for lizard:
Users that are interested in lizard are comparing it to the libraries listed below
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- The multi-core cluster of a PULP system.☆85Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆81Updated 2 weeks ago
- ☆82Updated last month
- FuseSoC standard core library☆128Updated last month
- SoftCPU/SoC engine-V☆54Updated this week
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆36Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆82Updated 10 months ago
- Simple runtime for Pulp platforms☆42Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- RISC-V Verification Interface☆85Updated last month