shivanishah269 / risc-v-coreLinks
This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover
☆77Updated last year
Alternatives and similar repositories for risc-v-core
Users that are interested in risc-v-core are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆78Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 6 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆106Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- ☆41Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- ☆93Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆15Updated 2 years ago
- ☆22Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- ☆159Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- RISC-V Verification Interface☆92Updated 3 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago