shivanishah269 / risc-v-coreLinks
This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover
☆81Updated 2 years ago
Alternatives and similar repositories for risc-v-core
Users that are interested in risc-v-core are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆82Updated 3 weeks ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 10 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆71Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆132Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Basic RISC-V Test SoC☆166Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆151Updated 3 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆189Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- SystemVerilog Tutorial☆188Updated last month
- ☆174Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆194Updated last month
- A simple DDR3 memory controller☆61Updated 3 years ago
- ☆42Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆119Updated 3 months ago
- A demo system for Ibex including debug support and some peripherals☆85Updated 2 months ago
- Verilog UART☆188Updated 12 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆99Updated 6 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- This repository is created for conducting RISC-V 5-day workshops☆22Updated 5 years ago
- Verilog digital signal processing components☆168Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago