shivanishah269 / risc-v-coreView external linksLinks
This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover
☆82Oct 28, 2023Updated 2 years ago
Alternatives and similar repositories for risc-v-core
Users that are interested in risc-v-core are comparing it to the libraries listed below
Sorting:
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated 11 months ago
- An overview of TL-Verilog resources and projects☆82Updated this week
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 4 months ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆40Jul 3, 2023Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- ☆456Mar 5, 2025Updated 11 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Dec 6, 2020Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆120Jul 31, 2021Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆237Jun 11, 2025Updated 8 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 3 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Sep 2, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆208Sep 23, 2025Updated 4 months ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- ☆41Feb 28, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 8 months ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆28Dec 12, 2021Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago