shivanishah269 / risc-v-core
This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover
☆71Updated last year
Alternatives and similar repositories for risc-v-core:
Users that are interested in risc-v-core are comparing it to the libraries listed below
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆59Updated 3 months ago
- An overview of TL-Verilog resources and projects☆75Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆82Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆80Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- Basic RISC-V Test SoC☆115Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.