dovebutch / tlv-comp
☆26Updated last month
Alternatives and similar repositories for tlv-comp:
Users that are interested in tlv-comp are comparing it to the libraries listed below
- ☆22Updated last year
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago
- RISC-V processor☆29Updated 2 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- ☆36Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆33Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- ☆12Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆40Updated 3 months ago
- An automatic clock gating utility☆45Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Benchmarks for Yosys development☆23Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 8 months ago
- Open Source AES☆31Updated 11 months ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆27Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- ☆59Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- SoftCPU/SoC engine-V☆54Updated last week
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆44Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago