dovebutch / tlv-compLinks
☆27Updated 6 months ago
Alternatives and similar repositories for tlv-comp
Users that are interested in tlv-comp are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- RISC-V processor☆31Updated 3 years ago
- ☆33Updated 2 years ago
- ☆23Updated 3 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆38Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ☆64Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- PicoRV☆44Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- OpenFPGA☆34Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago