dovebutch / tlv-compLinks
☆27Updated 8 months ago
Alternatives and similar repositories for tlv-comp
Users that are interested in tlv-comp are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ☆32Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- OpenFPGA☆33Updated 7 years ago
- ☆23Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Updated 8 years ago
- ☆38Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- RISC-V processor☆32Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year