onchipuis / mriscvLinks
A 32-bit Microcontroller featuring a RISC-V core
☆154Updated 7 years ago
Alternatives and similar repositories for mriscv
Users that are interested in mriscv are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- ☆240Updated 2 years ago
- RISC-V CPU Core☆363Updated last month
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ☆112Updated 4 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Basic RISC-V Test SoC☆139Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year