TL-X-org / TL-V_Projects
An overview of TL-Verilog resources and projects
☆73Updated 11 months ago
Alternatives and similar repositories for TL-V_Projects:
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆58Updated 2 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆80Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆141Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆90Updated 4 years ago
- Verilog/SystemVerilog Guide☆61Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆51Updated this week
- A Fast, Low-Overhead On-chip Network☆169Updated last week
- ☆40Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- Fabric generator and CAD tools☆160Updated last week
- RISC-V Verification Interface☆84Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆160Updated 3 months ago
- ☆87Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆116Updated 4 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- ☆54Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- ☆72Updated 5 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆23Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 6 months ago
- Basic RISC-V Test SoC☆112Updated 5 years ago
- Vector processor for RISC-V vector ISA☆113Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago