An overview of TL-Verilog resources and projects
☆82Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated last year
- ☆463Mar 5, 2025Updated last year
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 5 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- A simple 8bit CPU.☆26Dec 6, 2024Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- ☆65May 6, 2020Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆111Updated this week
- ☆11Mar 16, 2022Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆16Jul 9, 2024Updated last year
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- Hardware Security Labs☆31May 3, 2017Updated 8 years ago
- ☆12Aug 3, 2021Updated 4 years ago
- ☆103Aug 29, 2025Updated 6 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆238Jun 11, 2025Updated 8 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆127May 14, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆15May 17, 2025Updated 9 months ago
- ☆15Jul 14, 2024Updated last year
- ☆34Nov 4, 2024Updated last year
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated last month
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago