TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆80Updated 4 months ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆90Updated 4 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆71Updated 4 years ago
- Verilog/SystemVerilog Guide☆69Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆102Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated last month
- RISC-V Verification Interface☆99Updated 2 months ago
- SystemVerilog synthesis tool☆206Updated 4 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- Introductory course into static timing analysis (STA).☆96Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆262Updated 2 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- RISC-V System on Chip Template☆158Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- SystemVerilog Tutorial☆159Updated 2 months ago