TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆82Updated last month
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- Verilog/SystemVerilog Guide☆80Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Basic RISC-V Test SoC☆170Updated 6 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆120Updated 5 years ago
- ☆114Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆239Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆267Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- SystemVerilog synthesis tool☆227Updated 11 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Fabric generator and CAD tools.☆217Updated this week
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated last week
- SystemVerilog Tutorial☆192Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆228Updated 11 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆111Updated last week
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Updated last week