TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆81Updated 8 months ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆126Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆164Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆116Updated 2 years ago
- Verilog/SystemVerilog Guide☆75Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- ☆110Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- A Fast, Low-Overhead On-chip Network☆247Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆228Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆276Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Fabric generator and CAD tools.☆209Updated this week
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆195Updated last week
- Basic RISC-V Test SoC☆161Updated 6 years ago
- SystemVerilog Tutorial☆182Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 3 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆93Updated 6 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- RISC-V Verification Interface☆126Updated 2 weeks ago