TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆81Updated 4 months ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Verilog/SystemVerilog Guide☆72Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- SystemVerilog Tutorial☆164Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- Fabric generator and CAD tools.☆193Updated this week
- RISC-V Verification Interface☆100Updated 2 months ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- ☆163Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆79Updated 2 months ago
- ☆97Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago