TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆81Updated 6 months ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- RISC-V Verification Interface☆108Updated this week
- Verilog/SystemVerilog Guide☆73Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- ☆99Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆90Updated 4 months ago