TL-X-org / TL-V_ProjectsLinks
An overview of TL-Verilog resources and projects
☆82Updated 6 months ago
Alternatives and similar repositories for TL-V_Projects
Users that are interested in TL-V_Projects are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆110Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- Verilog/SystemVerilog Guide☆73Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- ☆97Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- RISC-V System on Chip Template☆159Updated last month
- Basic RISC-V Test SoC☆144Updated 6 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 4 months ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- RISC-V Verification Interface☆107Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Fabric generator and CAD tools.☆198Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆45Updated 3 years ago