Yu-Maryland / Differentiable_Scheduler_ICML24
Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
☆17Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for Differentiable_Scheduler_ICML24
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆21Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- EQueue Dialect☆39Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- A graph linear algebra overlay☆49Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆15Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆28Updated 5 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆15Updated last week
- agile hardware-software co-design☆45Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- This is a repo to store circuit design datasets☆15Updated 9 months ago
- ☆31Updated 3 years ago
- DATuner Repository☆17Updated 6 years ago
- ☆36Updated 7 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- ☆11Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A hardware synthesis framework with multi-level paradigm☆36Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 7 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago