Yu-Maryland / Differentiable_Scheduler_ICML24Links
Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
☆20Updated last year
Alternatives and similar repositories for Differentiable_Scheduler_ICML24
Users that are interested in Differentiable_Scheduler_ICML24 are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- ☆16Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- MLIR+EqSat☆18Updated 2 months ago
- ☆16Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆22Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆18Updated 2 weeks ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- ☆24Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 7 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆60Updated 7 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- DATuner Repository☆17Updated 7 years ago