Yu-Maryland / Differentiable_Scheduler_ICML24Links
Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
☆21Updated last year
Alternatives and similar repositories for Differentiable_Scheduler_ICML24
Users that are interested in Differentiable_Scheduler_ICML24 are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Using e-graphs for logic synthesis☆30Updated this week
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 9 months ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆29Updated 3 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆16Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆17Updated 4 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- EQueue Dialect☆41Updated 3 years ago
- MLIR+EqSat☆21Updated 4 months ago
- ☆10Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- ☆24Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Updated 3 years ago
- ☆22Updated 10 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago