Yu-Maryland / Differentiable_Scheduler_ICML24Links
Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
☆20Updated 9 months ago
Alternatives and similar repositories for Differentiable_Scheduler_ICML24
Users that are interested in Differentiable_Scheduler_ICML24 are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆16Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 5 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆15Updated 3 weeks ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 5 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆10Updated 2 years ago
- ☆36Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆16Updated 10 months ago
- ☆18Updated 2 months ago
- ☆24Updated 4 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year