Alternatives and similar repositories for ptc-tutorial

Users that are interested in ptc-tutorial are comparing it to the libraries listed below

• microsoft / FractalTensor
  FractalTensor is a programming framework that introduces a novel approach to organizing data in deep neural networks (DNNs) as a list of …
  ☆28Updated 8 months ago
• bytedance / QSync
  Official resporitory for "IPDPS' 24 QSync: Quantization-Minimized Synchronous Distributed Training Across Hybrid Devices".
  ☆20Updated last year
• illinois-impact / klap
  A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches
  ☆15Updated 6 years ago
• LeiWang1999 / Stream-k.tvm
  ☆19Updated 10 months ago
• TiledTensor / TiledLower
  TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.
  ☆14Updated 9 months ago
• jiazhihao / attention_superoptimizer
  An Attention Superoptimizer
  ☆22Updated 7 months ago
• xshaun / sc22-ae
  ☆14Updated 3 years ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated last year
• ucamrl / xrlflow
  ☆14Updated 2 years ago
• microsoft / cusync
  ☆27Updated last year
• he-actlab / polymath
  ☆22Updated 6 months ago
• apuaaChen / EVT_AE
  Artifacts of EVT ASPLOS'24
  ☆26Updated last year
• zhuzilin / pytorch-malloc
  An external memory allocator example for PyTorch.
  ☆15Updated 2 weeks ago
• casys-kaist / EnvPipe
  ☆25Updated last year
• humuyan / Korch
  ASPLOS'24: Optimal Kernel Orchestration for Tensor Programs with Korch
  ☆38Updated 4 months ago
• google / iopddl
  Supplemental materials for The ASPLOS 2025 / EuroSys 2025 Contest on Intra-Operator Parallelism for Distributed Deep Learning
  ☆23Updated 3 months ago
• NaelF / BinaryCoP
  Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
  ☆12Updated 4 years ago
• union-codesign / union
  ☆14Updated 3 years ago
• pku-liang / popa
  A unified programming framework for high and portable performance across FPGAs and GPUs
  ☆11Updated 5 months ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 8 months ago
• comaniac / epoi
  Benchmark PyTorch Custom Operators
  ☆14Updated 2 years ago
• sjtu-epcc / DVABatch
  ☆20Updated 3 years ago
• yongwonshin / PIMFlow
  ☆13Updated last year
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆53Updated last year
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆34Updated 4 months ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 4 years ago
• sjtu-epcc / Tacker
  Tacker: Tensor-CUDA Core Kernel Fusion for Improving the GPU Utilization while Ensuring QoS
  ☆31Updated 6 months ago
• hku-systems / naspipe
  ☆14Updated 3 years ago
• SJTU-IPADS / disb
  DISB is a new DNN inference serving benchmark with diverse workloads and models, as well as real-world traces.
  ☆53Updated last year
• ruipeterpan / torch_profiler
  Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo
  ☆11Updated 2 years ago