cornell-zhang / UniSparseLinks
UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
☆31Updated 11 months ago
Alternatives and similar repositories for UniSparse
Users that are interested in UniSparse are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆60Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- agile hardware-software co-design☆52Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆18Updated last week
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆32Updated 11 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- ☆28Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆25Updated last year
- ☆16Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆61Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago