cornell-zhang / UniSparseLinks
Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization
☆30Updated 10 months ago
Alternatives and similar repositories for UniSparse
Users that are interested in UniSparse are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆58Updated 5 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆76Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆18Updated 3 months ago
- ☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 7 months ago
- ☆31Updated 10 months ago
- ☆33Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Processing in Memory Emulation☆21Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- ☆11Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆16Updated 11 months ago