cornell-zhang / UniSparse
Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization
☆30Updated 3 months ago
Alternatives and similar repositories for UniSparse:
Users that are interested in UniSparse are comparing it to the libraries listed below
- A graph linear algebra overlay☆50Updated last year
- ☆18Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 9 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- ☆42Updated 10 months ago
- ☆11Updated 3 years ago
- ☆40Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated this week
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆19Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆41Updated this week
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆27Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- ☆25Updated 3 years ago
- CGRA framework with vectorization support.☆24Updated this week