cornell-zhang / UniSparseLinks
UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
☆32Updated last year
Alternatives and similar repositories for UniSparse
Users that are interested in UniSparse are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆61Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆96Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆32Updated 4 years ago
- ☆11Updated 4 years ago
- ☆17Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆23Updated 9 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- Using e-graphs for logic synthesis☆24Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆28Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆25Updated last year