milo168 / FPGA25_SAT_AccelLinks
FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
☆12Updated 2 months ago
Alternatives and similar repositories for FPGA25_SAT_Accel
Users that are interested in FPGA25_SAT_Accel are comparing it to the libraries listed below
Sorting:
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆24Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 8 months ago
- ☆16Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- ☆27Updated 7 years ago
- ☆17Updated 2 years ago
- ☆15Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆19Updated 10 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- ☆12Updated 6 months ago
- ☆35Updated 4 years ago
- ☆14Updated 2 months ago
- ☆16Updated 4 years ago
- ☆12Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago