milo168 / FPGA25_SAT_AccelLinks
FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
☆13Updated 4 months ago
Alternatives and similar repositories for FPGA25_SAT_Accel
Users that are interested in FPGA25_SAT_Accel are comparing it to the libraries listed below
Sorting:
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆24Updated 4 years ago
- ☆27Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆15Updated 2 years ago
- ☆15Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- RTLCheck☆22Updated 6 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 10 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆17Updated 4 months ago
- DATuner Repository☆18Updated 6 years ago
- LLM4HWDesign Starting Toolkit☆17Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ☆19Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- EQueue Dialect☆40Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago