FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
☆14Mar 13, 2025Updated last year
Alternatives and similar repositories for FPGA25_SAT_Accel
Users that are interested in FPGA25_SAT_Accel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- Solve continuous non-convex optimization problems with Coherent Continous-Variable Machine (CCVM) architectures and solvers☆11Jul 25, 2024Updated 2 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆31Aug 17, 2026Updated last month
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jan 25, 2023Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆16May 23, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆74Aug 1, 2025Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 4 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 7 months ago
- ☆64Mar 24, 2025Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- ☆19Feb 25, 2026Updated 6 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆42Updated this week
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆13Apr 15, 2025Updated last year
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated 2 weeks ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 5 years ago
- ☆30Oct 4, 2017Updated 8 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- ☆31Feb 21, 2021Updated 5 years ago