FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
☆14Mar 13, 2025Updated last year
Alternatives and similar repositories for FPGA25_SAT_Accel
Users that are interested in FPGA25_SAT_Accel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- ☆18Nov 9, 2022Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- ☆11Mar 11, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- ☆11Jan 25, 2023Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated 2 years ago
- ☆30Oct 4, 2017Updated 9 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- work in progress, playing around with btor2 in rust☆16Updated this week
- ☆17Jul 6, 2026Updated 3 months ago
- ILAng documentation☆12Nov 2, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Aug 29, 2024Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆35Jun 27, 2021Updated 5 years ago
- ☆17Aug 19, 2026Updated 2 months ago
- ☆18Aug 9, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- ☆16Oct 25, 2022Updated 4 years ago
- ☆17Mar 26, 2025Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 8 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- ☆11Feb 14, 2020Updated 6 years ago
- ☆65Mar 24, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago