arc-research-lab / SSRLinks
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
☆32Updated this week
Alternatives and similar repositories for SSR
Users that are interested in SSR are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆80Updated 6 months ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆28Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆49Updated 3 years ago
- ☆56Updated 4 months ago
- ☆35Updated 5 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆110Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆30Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆64Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- ☆17Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆45Updated 3 months ago
- ☆41Updated last year
- ☆29Updated 2 months ago