arc-research-lab / SSR
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
☆30Updated this week
Alternatives and similar repositories for SSR:
Users that are interested in SSR are comparing it to the libraries listed below
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆52Updated last week
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆87Updated 5 months ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆47Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆130Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆26Updated 3 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆70Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- ☆39Updated 8 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- ☆23Updated 7 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago