SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
☆38Mar 12, 2026Updated 5 months ago
Alternatives and similar repositories for SSR
Users that are interested in SSR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆176Mar 12, 2026Updated 5 months ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 weeks ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆66Mar 8, 2026Updated 5 months ago
- C++ code for HLS FPGA implementation of transformer☆25Sep 11, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆29Aug 17, 2026Updated 2 weeks ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- ☆63Mar 24, 2025Updated last year
- AGILE: Lightweight and Efficient Asynchronous GPU-SSD Integration (SC25)☆25Apr 14, 2026Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆97Apr 29, 2022Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 9 months ago
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 7 months ago
- ☆15Aug 10, 2023Updated 3 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Aug 11, 2026Updated 3 weeks ago
- ☆18Aug 9, 2025Updated last year
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA based Vision Transformer accelerator (Harvard CS205)☆161Feb 11, 2025Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆267Mar 24, 2024Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆409Updated this week
- ☆127Jan 11, 2024Updated 2 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆38Apr 7, 2026Updated 4 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆143May 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- ☆17Aug 29, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.☆21Updated this week