arc-research-lab / SSRLinks
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
☆35Updated this week
Alternatives and similar repositories for SSR
Users that are interested in SSR are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆75Updated last week
- A co-design architecture on sparse attention☆54Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆31Updated 8 months ago
- ☆51Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- ☆61Updated 8 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Collection of kernel accelerators optimised for LLM execution☆25Updated last month
- ☆35Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 9 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ☆47Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- ☆58Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆124Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago