arc-research-lab / SSR
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
☆28Updated 6 months ago
Alternatives and similar repositories for SSR:
Users that are interested in SSR are comparing it to the libraries listed below
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆42Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- ☆25Updated last month
- ☆39Updated 7 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆28Updated 3 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- ☆43Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 4 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆69Updated 4 years ago
- ☆50Updated last week
- ☆42Updated 10 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 11 months ago
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month