cornell-zhang / GLAIVELinks
Graph-learning assisted instruction vulnerability estimation published in DATE 2020
☆14Updated 5 years ago
Alternatives and similar repositories for GLAIVE
Users that are interested in GLAIVE are comparing it to the libraries listed below
Sorting:
- ☆11Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆10Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆13Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆29Updated 4 years ago
- ☆42Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆28Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆32Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆28Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆61Updated 8 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆16Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆24Updated 5 years ago
- ☆25Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year