cornell-zhang / GLAIVELinks
Graph-learning assisted instruction vulnerability estimation published in DATE 2020
☆14Updated 4 years ago
Alternatives and similar repositories for GLAIVE
Users that are interested in GLAIVE are comparing it to the libraries listed below
Sorting:
- ☆11Updated 3 years ago
- ☆10Updated 2 years ago
- ☆13Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆28Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 3 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆41Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- ☆30Updated 9 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆24Updated 4 years ago
- ☆16Updated 3 years ago
- ☆13Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 4 months ago
- ☆72Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago