UIUC-ChenLab / ScaleHLS-HIDALinks
☆53Updated 2 months ago
Alternatives and similar repositories for ScaleHLS-HIDA
Users that are interested in ScaleHLS-HIDA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆44Updated this week
- ☆29Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- ☆41Updated 4 months ago
- ☆31Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆59Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- ☆9Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆33Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆13Updated last year