UIUC-ChenLab / ScaleHLS-HIDALinks
☆55Updated 3 months ago
Alternatives and similar repositories for ScaleHLS-HIDA
Users that are interested in ScaleHLS-HIDA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- ☆30Updated 7 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆38Updated last month
- ☆45Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆28Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆31Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- CGRA framework with vectorization support.☆32Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 2 months ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- ☆59Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago