☆63Mar 24, 2025Updated last year
Alternatives and similar repositories for ScaleHLS-HIDA
Users that are interested in ScaleHLS-HIDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆70Aug 1, 2025Updated 11 months ago
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- ☆13Aug 1, 2024Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆63Mar 8, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆35Jun 3, 2026Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆174Mar 12, 2026Updated 4 months ago
- ☆52Dec 10, 2024Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆198Updated this week
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- ☆17Aug 29, 2024Updated last year
- ☆141Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Apr 15, 2025Updated last year
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- Release of stream-specialization software/hardware stack.☆126May 5, 2023Updated 3 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆35Apr 11, 2024Updated 2 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆71Apr 12, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago