sharc-lab / HLSFactory
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
☆31Updated last week
Alternatives and similar repositories for HLSFactory:
Users that are interested in HLSFactory are comparing it to the libraries listed below
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆57Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last week
- ☆71Updated 2 years ago
- ☆47Updated 3 weeks ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆23Updated 2 years ago
- ☆16Updated last year
- CGRA framework with vectorization support.☆27Updated this week
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆33Updated 5 months ago
- DASS HLS Compiler☆29Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆22Updated last month
- ☆11Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- ☆27Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- A graph linear algebra overlay☆51Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year