sharc-lab / HLSFactory
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
☆19Updated this week
Related projects ⓘ
Alternatives and complementary repositories for HLSFactory
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆15Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- ☆18Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- ☆70Updated last year
- ☆10Updated last year
- DASS HLS Compiler☆27Updated last year
- ☆13Updated 4 years ago
- ☆15Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆33Updated 3 years ago
- ☆20Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆32Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- ☆51Updated 10 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆13Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆15Updated 7 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- ☆22Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- CGRA framework with vectorization support.☆19Updated this week
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago