sharc-lab / HLSFactoryLinks
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
☆45Updated 3 weeks ago
Alternatives and similar repositories for HLSFactory
Users that are interested in HLSFactory are comparing it to the libraries listed below
Sorting:
- ☆64Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆72Updated 2 years ago
- ☆53Updated 5 months ago
- ☆38Updated 8 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- ☆61Updated 8 months ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆30Updated 6 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆55Updated 4 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- A research shell for Alveo V80☆19Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An Open-Source Tool for CGRA Accelerators☆76Updated 3 months ago
- ☆63Updated 5 years ago